Trimaran: An infrastructure for research in instruction-level parallelism

Lecture Notes in Computer Science

Volumn 3602, Issue , 2005, Pages 32-41

  Chakrapani, Lakshmi N ^a   Gyllenhaal, John ^b   Hwu, Wen Mei W ^c   Mahlke, Scott A ^d   Palem, Krishna V ^a   Rabbah, Rodric M ^e  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

^c UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^d UNIVERSITY OF MICHIGAN   (United States)

^e MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; CONTROL SYSTEMS; DATA REDUCTION; PARAMETER ESTIMATION; PROGRAM COMPILERS;

DATA SPECULATIONS; HMDES; INTEGRATED COMPILATION; TRIMARAN;

PARALLEL PROCESSING SYSTEMS;

EID: 26444477602     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11532378_4     Document Type: Conference Paper

References (32)

1. S. Abraham, V. Kathail, and B. Deitrich. Meld scheduling: A technique for relaxing scheduling constraints. Technical Report HPL-1997-39, Hewlett Packard Laboratories, Feb. 1997.
2. G. Altemose and C. Norris. Register pressure responsive software pipelining. In Proceedings of the 2001 ACM symposium on Applied computing, 2001.
3. M. Arnold, M. Hsiao, U. Kremer, and B. G. Ryder. Instruction scheduling in the presence of java's runtime exceptions. In Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, 2000.
4. L. Carter, B. Simon, B. Calder, L. Carter, and J. Ferrante. Predicated static single assignment. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 1999.
5. N. Clark, W. Tang, and S. Mahlke. Automatically generating custom instruction set extensions. In Proceedings of the 1st Annual Workshop on Application-Specific Processors, Nov. 2002.
6. S. Furber. ARM System Architecture. Addison Wesley, 1996.
7. D. Gallagher, W. Chen, S. Mahlke, J. Gyllenhaal, and W. Hwu. Dynamic memory disambiguation using the memory conflict buffer. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 183-195, 1994.
8. J. Gyllenhaal, W. Hwu, and B. R. Rau. Hmdes version 2.0 specification. Technical Report IMPACT-96-3, University of Illinois, Urbana, 1996.
9. W. Hwu, S. Mahlke, W. Chen, P. Chang, N. Warter, R. Bringmann, R. Ouellette, R. Hank, T. Kiyohara, G. Haab, J. Holm, and D. Lavery. The superblock: An effective technique for VLIW and superscalar compilation. Journal of Supercomputing, Jan. 1993.
10. Intel Itanium Processors, http://www.intel.com/itanium/.
11. V. Kathail, M. Schlansker, and B. R. Rau. HPL-PD architecture specification: Version 1.1. Technical Report HPL-9380 (R.1), Hewlett Packard Laboratories, Feb. 2000.
12. M. Lam. Software Pipelining: An Effective Scheduling Technique for VLIW Machines. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 318-328, Atlanta, GA, June 1988.
13. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In Proceedings of the 30th Annual International Symposium on Microarchitecture (MICRO-30), Research Triangle Park, NC, December 1997. IEEE Computer Society.
14. S. Mahlke, W. Chen, R. Bringmann, R.Hank, W. Hwu, B. R. Rau, and M. Schlansker. Sentinel scheduling: a model for compiler-controlled speculative execution. ACM Transactions on Computer Systems, 11(4), Nov. 1993.
15. S. Mahlke, D. Lin, W. Chen, R. Hank, and R. Bringmann. Effective compiler support for predicated execution using the hyperblock. In Proceedings of the 25th Annual International Symposium on Microarchitecture, pages 45-54, Dec. 1992.
16. OLDEN benchmark suite. http://www.cs.princeton.edu/~mcc/olden.html.
17. K. Palem, L. Chakrapani, and S. Yalamanchili. A framework for compiler driven design space exploration for embedded system customization. In Proceedings of the 9th Asian Computing Science Conference, Dec. 2004.
18. R. Rabbah and K. Palem. Data remapping for design space optimization of embedded memory systems. To appear in a Special Issue of the ACM Transactions in Embedded Computing Systems, 2003.
19. R. Rabbah, H. Sandanagobalane, M. Ekpanyapong, and W.-F. Wong. Compiler orchestrated prefetching via speculation and predication. In Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2004.
20. B. R. Rau. Iterative Modulo Scheduling. Technical Report HPL-94-115, Hewlett Packard Company, November 1995.
21. B. R. Rau. Iterative modulo scheduling. Technical Report Technical Report HPL-94-115, Hewlett-Packard Laboratories, Nov. 1995.
22. B. R. Rau, M. Lee, P. Tirumalai, and M. Schlansker. Register allocation for modulo scheduled loops: Strategies, algorithms and heuristics. Technical Report HPL-1992-48, Hewlett Packard Laboratories, May 1992.
23. A. Rogers and K. Li. Software support for speculative loads. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 38-50, 1992.
24. M. Schlansker and B. Rau. EPIC: Explicitly Parallel Instruction Computing. IEEE Computer, 33(2):37-45, 2000.
25. R. Schreiber, S. Aditya, S. Mahlke, V. Kathail, B. R. Rau, D. Cronquist, and M. Sivaraman. PICO-NPA: High-level synthesis of nonprogrammable hardware accelerators. Journal of VLSI Signal Processing, 31(2), June 2002.
26. J. W. Sias, S. zee Ueng, G. A. Kent, I. M. Steiner, E. M. Nystrom, and W. mei W. Hwu. Field-testing impact epic research results in itanium 2. In Proceedings of the 31st annual international symposium on Computer architecture, June 2004.
27. M. Smelyanskiy, S. Mahlke, E. Davidson, , and H.-H. Lee. Predicate-aware scheduling: A technique for reducing resource constraints. In Proceedings of the 1st International Symposium on Code Generation and Optimization, Mar. 2003.
28. STANDARD PERFORMANCE EVALUATION CORPORATION benchmark suite, http://www.spec.org.
29. S. Talla. Adaptive explicitly parallel instruction computing. PhD thesis, New York University, 2000.
30. TRICEPS: A TRIMARAN-based ARM code generator, http://www.trimaran.org/ triceps.shtml.
31. TRITANIUM: A TRIMARAN-based Itanium code generator, http://hydrogen.cs. gwu.edu/tritanium.
32. Wireless integrated microsystems, http://www.wimserc.org.