Using the power side channel of FPGAs for communication

Proceedings - IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2010

Volumn , Issue , 2010, Pages 238-244

  Ziener, Daniel ^a   Baueregger, Florian ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; ENCODING (SYMBOLS); PROGRAM DEBUGGING; SIGNAL ENCODING;

CHANNEL MODEL; ENCODING/DECODING; NOVEL TECHNIQUES; POWER PINS; POWER SUPPLY; SIDE-CHANNEL; TRANSMITTING DATA; WATERMARKING ALGORITHMS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77954286116     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2010.43     Document Type: Conference Paper

References (18)

1. P. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Lecture Notes in Computer Science, vol. 1666, pp. 388-397, 1999.
2. D. Ziener and J. Teich, "FPGA Core Watermarking Based on Power Signature Analysis," in Proceedings of IEEE International Conference on Field-Programmable Technology (FPT 2006), Bangkok, Thailand, Dec. 2006, pp. 205-212.
3. D. Ziener and J. Teich, "Power Signature Watermarking of IP Cores for FPGAs," Journal of Signal Processing Systems, vol. 51, no. 1, pp. 123-136, April 2008.
4. L. Shang, A. S. Kaviani, and K. Bathala, "Dynamic power consumption in Virtex-II FPGA family," in FPGA '02: Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays. New York, NY, USA: ACM Press, 2002, pp. 157-164.
5. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-power CMOS digital design," IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473-484, 1992.
6. I. Gel'fand, G. Shilov, and E. Saletan, Generalized functions. Academic Press New York, 1964.
7. Digilent, Inc. Spartan-3 board. S3BOARD.cfm. [Online]. Available: www.digilentinc.com/info.
8. M. B. Gordy, "GA.M: A matlab routine for function maximization using a genetic algorithm," 1996. [Online]. Available: ftp://all.repec.org/ RePEc/cod/html/Matlab/gordy.m.
9. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, "Signature Hiding Techniques for FPGA Intellectual Property Protection," in proceedings of ICCAD, 1998, pp. 186-189.
10. Kahng, Lach, Mangione-Smith, Mantik, Markov, Potkonjak, Tucker, Wang, and Wolfe, "Constraint-Based Watermarking Techniques for Design IP Protection," IEEETCAD: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, 2001.
11. D. Kirovski and M. Potkonjak, "Intellectual Property Protection Using Watermarking Partial Scan Chains For Sequential Logic Test Generation," in ICCAD, 1998.
12. D. Kirovski, Y.-Y. Hwang, M. Potkonjak, and J. Cong, "Intellectual property protection by watermarking combinational logic synthesis solutions," in proceedings of ICCAD, 1998, pp. 194-198.
13. A. B. Kahng, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H.Wang, and G. Wolfe, "Robust IP Watermarking Methodologies for Physical Design," in Design Automation Conference, 1998, pp. 782-787.
14. D. Ziener, S. Aßmus, and J. Teich, "Identifying FPGA IP-Cores based on Lookup Table Content Analysis," in Proceedings of 16th International Conference on Field Programmable Logic and Applications, Madrid, Spain, Aug. 2006, pp. 481-486.
15. T. Kean, D. McLaren, and C. Marsh, "Verifying the authenticity of chip designs with the DesignTag system," in IEEE International Workshop on Hardware-Oriented Security and Trust, 2008. HOST 2008, 2008, pp. 59-64.
16. D. Ziener and J. Teich, "Evaluation of Watermarking methods for FPGA-based IP-cores," University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design, Am Weichselgarten 3, D-91058 Erlangen, Germany, Tech. Rep. 01-2006, Mar. 2006.
17. Xilinx, Inc. Virtex-ii platform fpgas: Complete data sheet. ds031.pdf. [Online]. Available: direct.xilinx.com/bvdocs/publications.
18. Opencores.org, "Opencores," URL:www.opencores.org.