Robust IP watermarlung methodologies for physical design

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 782-787

  Kahng, Andrew B ^a   Mantik, Stefanus ^a   Markov, Igor L ^a   Potkonjak, Miodrag ^a   Tuckert, Paul ^b   Wang, Huijuan ^a   Wolfe, Gregory ^a  

^a Engineering IV   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LAWS AND LEGISLATION; CODES (SYMBOLS); EMBEDDED SYSTEMS; INTELLECTUAL PROPERTY;

INDUSTRIAL TEST CASE; INDUSTRIAL TOOLS; INTELLECTUAL PROPERTY PROTECTION; INTELLECTUAL PROPERTY RIGHTS; PLACEMENT AND ROUTING; ROUTING CONGESTION; STANDARD METRICS; TAMPER RESISTANT;

INTELLECTUAL PROPERTY; PRODUCT DESIGN;

WATERMARKING TECHNIQUES;

EID: 0031635593     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. C. J. Alpert. T. Chan, D. J. Huang. A. B. Kahng, I. Markov, P. Mulct and K. Yan, "Faster Minimization of Linear Wirelength for Global Placement'', in Proc. ACM/IEEE Iml. Symp. on Physical Design, Napa, April 1997, pp. 4-11.
2. C. J. Alpert and A. B. Kahng, "Recent Directions in Netlist Partitioning: A Survey", Integration: The VLSI Journal 19 (1995), pp. 1-81.
3. K. D. Boese, A. B. Kahng and S. Muddu, "New Adaptive Multistart Techniques for Combinatorial Global Optimizations", Operations Research Letters 16(2) (1994), pp. 101-113.
4. D. C.-M. Chi. Improving Upon Local Search Heuristics for VLSI Standard Cell Placement, M.S. Thesis, UCLA Computer Science Department. 1995.
5. A. B. Kahng, J. Lach, W. H. Mangione-Smith, S. Manrik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang and G. Wolfe. "Watermarking Techniques for Intellectual Property Protection". Proc. ACM/IEEE Design Automation Conf, 1998.
6. S. A. Kauffman. At Home in the Universe: The Search for Laws of Self-Organization and Complexity s New York. Oxford University Press, 1995.
7. A. J. Menezes, P. C. van Oorschot and S.A. Vanstone, Handbook of Applied Cryptography, Boca Raton, CRC Press. 1997.
8. B. Schneier, Applied Cryptography: Protocols. Algorithms, and Source Code in C, 2nd ed., New York, Wiley, 1996.
9. Semiconductor Industry Association, The National Technology Roadmap for Semiconductors: Technology Needs, December 1997.
10. W. Swartz and C. Sechen, "Timing Driven Placement for Large Standard Cell Circuits", Proc. ACM/IEEE Design Automation Conf., June 1995, pp. 211-215.
11. G. E. Toiw, D. a Koi and m. Snrrafzadeb, "A Pcrfoniuince-Drlvcn Placement Technique Based on a New Budgeting Criterion", Proc. IEEE Intl. Symp. on Circuits and Systems, May 1996. vol. 4. pp. 504-507.
12. VSI Alliance, Fall Worldwide Member Meeting: A Year Of Achievement (guidelines proposed by VSIA development working group on intellectual property protection). Santa Clara. Oct. 1997.