Decoupled software pipelining creates parallelization opportunities

Proceedings of the 2010 CGO - The 8th International Symposium on Code Generation and Optimization

Volumn , Issue , 2010, Pages 121-130

  Huang, Jialu ^a   Raman, Arun ^a   Jablin, Thomas B ^a   Zhang, Yun ^a   Hung, Tzu Han ^a   August, David I ^a  

^a Princeton University   (United States)

Author keywords

DSWP; enabling transformation; multicore; parallelization; speculation

Indexed keywords

MULTI CORE; PARALLELIZATIONS; PARALLELIZING; PERFORMANCE GAIN; SOFTWARE PIPELINING;

COMPUTER SOFTWARE; NETWORK COMPONENTS;

OPTIMIZATION;

EID: 77954006048     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1772954.1772973     Document Type: Conference Paper

References (24)

1. R. Allen and K. Kennedy. Optimizing compilers for modern architectures: A dependence-based approach. Morgan Kaufmann Publishers Inc., 2002.
2. D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, D. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga. The NAS Parallel Benchmarks. International Journal of Supercomputer Applications, 5(3):63-73, Fall 1991.
3. M. J. Bridges. The VELOCITY Compiler: Extracting Efficient Multicore Execution from Legacy Sequential Codes. PhD thesis, Department of Computer Science, Princeton University, Princeton, New Jersey, United States, November 2008.
4. R. Cytron. DOACROSS: Beyond vectorization for multiprocessors. In Proceedings of the International Conference on Parallel Processing, pages 836-884, August 1986.
5. F. H. Dang, H. Yu, and L. Rauchwerger. The R-LRPD test: Speculative parallelization of partially parallel loops. In IPDPS '02: Proceedings of the 16th International Parallel and Distributed Processing Symposium, page 318, 2002.
6. J. R. B. Davies. Parallel loop constructs for multiprocessors. Master's thesis, Department of Computer Science, University of Illinois, Urbana, IL, May 1981.
7. J. Ferrante, K. J. Ottenstein, and J. D. Warren. The program dependence graph and its use in optimization. ACM Transactions on Programming Languages and Systems, 9:319-349, July 1987. (Pubitemid 17641083)
8. J. Giacomoni, T. Moseley, and M. Vachharajani. FastForward for efficient pipeline parallelism: a cache-optimized concurrent lock-free queue. In PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 43-52, New York, NY, USA, February 2008.
9. E. Gutiérrez, O. Plata, and E. L. Zapata. Improving parallel irregular reductions using partial array expansion. In Supercomputing '01: Proceedings of the 2001 ACM/IEEE conference on Supercomputing (CDROM), pages 38-38, New York, NY, USA, 2001. ACM.
10. H. Han and C.-W. Tseng. Improving compiler and run-time support for irregular reductions using local writes. In LCPC '98: Proceedings of the 11th International Workshop on Languages and Compilers for Parallel Computing, pages 181-196, London, UK, 1999. Springer-Verlag.
11. K. Kennedy and K. S. McKinley. Loop distribution with arbitrary control flow. In Proceedings of Supercomputing, pages 407-416, November 1990.
12. M. Kulkarni, K. Pingali, B. Walter, G. Ramanarayanan, K. Bala, and L. P. Chew. Optimistic parallelism requires abstractions. In PLDI '07: Proceedings of the 2007 ACMSIGPLAN Conference on Programming Language Design and Implementation, pages 211-222, New York, NY, USA, 2007. ACM.
13. R. Narayanan, B. Ozisikyilmaz, J. Zambreno, G. Memik, and A. Choudhary. Minebench: A benchmark suite for data mining workloads. IEEEWorkload Characterization Symposium, 0:182-188, 2006.
14. C. E. Oancea and A. Mycroft. Software thread-level speculation: an optimistic library implementation. In IWMSE '08: Proceedings of the 1st International Workshop onMulticore Software Engineering, pages 23-32, New York, NY, USA, 2008. ACM.
15. G. Ottoni, R. Rangan, A. Stoler, and D. I. August. Automatic thread extraction with decoupled software pipelining. In Proceedings of the 38th Annual IEEE/ACM International Symposium on Microarchitecture, pages 105-116, November 2005.
16. E. Raman, G. Ottoni, A. Raman, M. Bridges, and D. I. August. Parallel-stage decoupled software pipelining. In Proceedings of the 2008 International Symposium on Code Generation and Optimization, April 2008.
17. L. Rauchwerger and D. A. Padua. The LRPD test: Speculative run-time parallelization of loops with privatization and reduction parallelization. IEEE Transactions on Parallel and Distributed Systems, 10(2):160-180, 1999.
18. D. E. Singh, M. J. Martin, and F. F. Rivera. Runtime characterisation of irregular accesses applied to parallelisation of irregular reductions. Int. J. Comput. Sci. Eng., 1(1):1-14, 2005.
19. Standard Performance Evaluation Corporation (SPEC). http://www.spec.org.
20. J. G. Steffan, C. Colohan, A. Zhai, and T. C. Mowry. The STAMPede approach to thread-level speculation. ACMTransactions on Computer Systems, 23(3):253-300, February 2005.
21. StreamIt benchmarks. http://compiler.lcs.mit.edu/streamit.
22. N. Vachharajani, R. Rangan, E. Raman, M. J. Bridges, G. Ottoni, and D. I. August. Speculative decoupled software pipelining. In Proceedings of the 16th International Conference on Parallel Architectures and Compilation Techniques, September 2007.
23. H. Zhong, M. Mehrara, S. Lieberman, and S. Mahlke. Uncovering hidden loop level parallelism in sequential applications. In Proc. of the 14th International Symposium on High-Performance Computer Architecture, 2008.
24. C. Zilles and G. Sohi. Master/slave speculative parallelization. In Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture, pages 85-96, November 2002.