A 2.4-GS/s FFT processor for OFDM-based WPAN applications

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 57, Issue 6, 2010, Pages 451-455

  Tang, Song Nien ^a   Tsai, Jui Wei ^a   Chang, Tsin Yuan ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Dynamic scaling; fast Fourier transform (FFT); orthogonal frequency division multiplexing (OFDM); ultrawideband (UWB); wireless personal area network (WPAN)

Indexed keywords

ELECTRIC POWER UTILIZATION; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; PERSONAL COMMUNICATION SYSTEMS; PIPELINE PROCESSING SYSTEMS; QUANTIZATION (SIGNAL); ULTRA-WIDEBAND (UWB); WIRELESS LOCAL AREA NETWORKS (WLAN);

DYNAMIC SCALING; HIGH THROUGHPUT; POWER CONSUMPTION SAVINGS; SCALING SCHEMES; SIGNAL TO QUANTIZATION NOISE RATIOS; SIMPLIFICATION METHOD; ULTRAWIDEBAND APPLICATIONS; WIRELESS PERSONAL AREA NETWORKS;

FAST FOURIER TRANSFORMS;

EID: 77953715323     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2048373     Document Type: Article

References (15)

1. [Online]. Available: http://www.ieee802.org/15/pub/TG3c.html
2. Y.-W. Lin, H.-Y. Liu, and C.-Y. Lee, "A 1-GS/s FFT/IFFT processor for UWB applications," IEEE J. Solid-State Circuits, vol.40, no.8, pp. 1726- 1735, Aug. 2005.
3. Y. Chen, Y.-C. Taso, and C.-Y. Lee, "An indexed-scaling pipelined FFT processor for OFDM-based WPAN applications," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.55, no.2, pp. 146-150, Feb. 2008.
4. M. Shin and H. Lee, "A high-speed, four-parallel radix- 24 FFT processor for UWB applications," in Proc. IEEE ISCAS, 2008, pp. 960-963.
5. J. Mathew, K. Maharatna, D. K. Pradhan, and A. P. Vinod, "Exploration of power optimal implementation technique of 128-pt FFT/IFFT for WPAN using pseudo-parallel datapath structure," in Proc. IEEE ICCS, 2006, pp. 1-5.
6. E. Bidet, D. Castelain, C. Joanblanq, and P. Senn, "A fast single-chip implementation of 8192 complex point FFT," IEEE J. Solid-State Circuits, vol.30, no.3, pp. 300-305, Mar. 1995.
7. T. Lenart and V. Öwall, "A 2048 complex point FFT processor using a novel data scaling approach," in Proc. IEEE ISCAS, 2003, pp. 45-48.
8. T. Lenart and V. Öwall, "Architectures for dynamic data scaling in 2/4/8K pipeline FFT cores," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.14, no.11, pp. 1286-1290, Nov. 2006.
9. H. Shousheng and M. Torkelson, "Designing pipeline FFT processor for OFDM (de)modulation," in Proc. URSI Int. Symp. Signals, Syst. Electron., 1998, pp. 257-262.
10. C. Cheng and K. K. Parhi, "High throughput VLSI architecture for FFT computation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.54, no.10, pp. 339-344, Oct. 2007.
11. L. Liu, J. Ren, X. Wang, and F. Ye, "Designs of low-power, 1 GS/s throughput FFT processor for MIMO-OFDM UWB communication system," in Proc. IEEE ISCAS, 2007, pp. 2594-2597.
12. Y. Chen, Y.-W. Lin, Y.-C. Taso, and C.-Y. Lee, "A 2.4-Gsample/s DVFS FFT processor for MIMO OFDM communication systems," IEEE J. Solid-State Circuits, vol.43, no.5, pp. 1260-1273, May 2008.
13. J.-Y. Oh and M. S. Lim, "Area and power efficient pipeline FFT algorithm," in Proc. IEEE Workshop SiPS, 2005, pp. 520-525.
14. K. Maharatna, E. Grass, and U. Jagdhold, "A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM," IEEE J. Solid-State Circuits, vol.39, no.3, pp. 484-493, Mar. 2004.
15. B. M. Baas, "A low-power, high-performance, 1024-point FFT processor," IEEE J. Solid-State Circuits, vol.34, no.3, pp. 380-387, Mar. 1999.