Area and power efficient pipeline FFT algorithm

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn 2005, Issue , 2005, Pages 520-525

  Oh, Jung Yeol ^a   Lim, Myoung Seob ^a  

^a Chonbuk National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; FAST FOURIER TRANSFORMS; FREQUENCY MULTIPLYING CIRCUITS; ROM;

MULTIPLICATION COMPLEXITY; PIPELINE FFT ARCHITECTURES; PROGRAMMABLE COMPLEX MULTIPLIER; TWIDDLE FACTORS;

ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

EID: 33847007640     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2005.1579923     Document Type: Conference Paper

References (11)

1. B. M. Bass, "A low power, high performance, 1024-point FFT processor," IEEE J. Solid-State Cir., Vol. 34, No. 3, pp. 380-387, 1999
2. H. F. Lo, M. D. Shieh, C. M. Wu, "Design of an efficient FFT processor for DAB systems," IEEE Int. Symp. Cir. Syst., pp.654-657, 2001
3. S. He, M. Torkelson, "Designing pipeline FFT processor for OFDM (de)Modulation," in Proc. IEEE URSI Int. Symp. Sig. Syst. Electron., pp. 257-262, 1998
4. J. Melander, Design of SIC FFT Architectures, Linköping Studies in Science and Technology, Thesis No. 618, Linköping University, Sweden, 1997
5. J. Y. Oh, J. S. Cha, S. K. Kim, M. S. Lim, "Implementation of Orthogonal Frequency Division Multiplexing using radix-N Pipeline Fast Fourier Transform (FFT) Processor," Jpn. J. Appl. Phys., vol. 42, part 1, No. 4B, pp. 1-6, 2003
6. W. C. Yey, C. W. Jen, "High-Speed and Low-Power Split-Radix FFT," IEEE Trans. Sig. Proc., Vol. 51, No. 3, pp. 864-674, 2003
7. K. K. Parhi: 'VLSI digital signal processing systems' (John Wiley & Sons, Inc., USA, 1999)
8. S. M. Kim, J. G. Chung, K. K. Parhi, "Design of low error CSD fixed-width multiplier," IEEE Int. Symp. Cir. Syst., Vol. 1, pp. I-69 - I-72, 2002
9. K. J. Cho, K. C. Lee, J. G. Chung, K. K. Parhi, "Design of Low-Error Fixed-Width Modified Booth Multiplier," IEEE Trans. VLSI Syst., Vol. 12, No.5, 2004
10. T. Hanyu, M. Kuwahra, T. Higuchi, "Low-Power 8-Valued Cellular Array VLSI for High-Speed Image Processing," IEICE Trans. Electron., Vol. E77-C, No.7, 1994
11. th Power Pipeline FFT Processor," IEICE Trans. Electron., Vol. E88-C, No.8, 2005