An indexed-scaling pipelined FFT processor for OFDM-based WPAN applications

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 55, Issue 2, 2008, Pages 146-150

  Chen, Yuan ^a   Tsao, Yu Chi ^a   Lin, Yu Wei ^b   Lin, Chin Hung ^c   Lee, Chen Yi ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b MEDIATEK INC   (Taiwan)

^c INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

Convergent block floating point (CBFP); Data scaling; Fast Fourier transform (FFT); Indexed scaling; Mixedradix multipath delay feedback (MRMDF); Orthogonal frequency division multiplexing (OFDM); Wireless personal area network (WPAN)

Indexed keywords

DIGITAL ARITHMETIC; FAST FOURIER TRANSFORMS; MULTIPATH PROPAGATION; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; PERSONAL COMMUNICATION SYSTEMS; QUANTIZATION (SIGNAL); SIGNAL RECEIVERS; WIRELESS LOCAL AREA NETWORKS (WLAN);

BLOCK FLOATING POINT; DATA SCALING; INDEXED-SCALING; MULTI-PATH DELAYS; WIRELESS PERSONAL AREA NETWORKS;

PIPELINE PROCESSING SYSTEMS;

EID: 64849104933     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.910771     Document Type: Article

References (10)

1. Y.-W. Lin, H.-Y. Liu, and C.-Y. Lee, "A 1-GS/s FFT/IFFT processor for UWB applications," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1726-1735, Aug. 2005.
2. 4 FFT processor for MB-OFDM UWB systems," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2006, pp. 4719-4722.
3. Y.-W. Lin and C.-Y. Lee, "Design of an FFT/IFFT processor for MIMO OFDM systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 4, pp. 807-815, Apr. 2007.
4. Y.-W. Lin, H.-Y. Liu, and C.-Y. Lee, "A dynamic scaling FFT processor for DVB-T applications," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2005-2013, Nov. 2004.
5. E. Bidet, D. Castelain, C. Joanblanq, and P. Senn, "A fast single-chip implementation of 8192 complex point FFT," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 300-305, Mar. 1995.
6. J.-R. Choi, S.-B. Park, D.-S. Han, and S.-H. Park, "A 2048 complex point FFT architecture for digital audio broadcasting system," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2000, pp. 693-696.
7. T. Lenart and V. Öwall, "A 2048 complex point FFT processor using a novel data scaling approach," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2003, pp. 45-48.
8. T. Lenart and V. Öwall, "Architectures for dynamic data scaling in 2/4/8K pipeline FFT cores," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 11, pp. 1286-1290, Nov. 2006.
9. H. Shousheng and M. Torkelson, "Designing pipeline FFT processor for OFDM (de)modulation," in Proc. URSI Int. Symp. Signals, Syst., Electron., 1998, pp. 257-262.
10. A. V. Oppenheim and C. J. Weinstein, "Effects of finite register length in digital filtering and the fast Fourier transform," Proc. IEEE, vol. 60, no. 8, pp. 957-976, Aug. 1972.