Exploration of power optimal implementation technique of 128-PT FFT/IFFT for WPAN using pseudo- parallel datapath structure

2006 IEEE Singapore International Conference on Communication Systems, ICCS 2006

Volumn , Issue , 2006, Pages

  Mathew, J ^a   Maharatna, K ^a   Pradhan, D K ^a   Vinod, A P ^b  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; BOOLEAN FUNCTIONS; COMMUNICATION; COMMUNICATION SYSTEMS; DISCRETE FOURIER TRANSFORMS; ELECTRIC POWER UTILIZATION; FAST FOURIER TRANSFORMS; STANDARDS;

(OTDR) TECHNOLOGY; COMMUNICATIONS SYSTEMS; DATA FLOWS; DATA PATH ARCHITECTURE; DATA PATHS; DATA-PATHS; DEGREE OF PARALLELISM; FFT/IFFT; HARDWARE COMPLEXITIES; IEEE 802.15.3A; INPUT DATA; INTERNATIONAL CONFERENCES; LOW POWERS; LOW-POWER CONSUMPTION; NUMBER OF DATA (ND); OUTPUT DATA; POWER ANALYSIS; POWER CONSUMPTION (CE); PROPOSED ARCHITECTURES; SIGNIFICANT REDUCTION; SINGAPORE;

PLATINUM;

EID: 46949101918     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCS.2006.301396     Document Type: Conference Paper

References (11)

1. http://grouper.ieee.org/groups/802/15/pub/2003/May03/03142r1P802-15_TG3a- TI-CFP-Document.doc
2. I. S. Uzun et al., "FPGA Implementations of Fast Fourier Transforms for Real-Time Signals and Image Processing", Proceedings of IEEE International Conference on Field-Programmable Technology (FPT), 2003.
3. Huggett, C.; Maharatna et al. "On the Implementation of 128-pt fft/ifft for High Performance WPAN", IEEE International Symposium on Circuits and Systems, 2005.
4. th Intl Workshop on FPL and Application, Oxford, England August 1995.
5. A. M. Despain, "Very fast Fourier transform algorithms hardware for implementation", IEEE Trans. Comput., vol. C-28, no. 5, pp. 333-341, May 1979.
6. K. Maharatna, E. Grass and U. Jagdhold, "A 64-point Fourier transform chip for high-speed Wireless LAN application using OFDM", IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 484-493, March 2004
7. G. Zhang F. Chen, "Parallel FFT with cordic for ultra wide band", 15 th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC, 2004.
8. Y.W Lin, H. Liu and C. Lee, "A 1-GS/s FFT/IFFT processor for UWB applications", IEEE Journal of Solid state circuits, vol. 40, No.8,pp. 1726-1735, August 2005.
9. T. Xanthopoulos and A. P. Chandrakasan, "A low-power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity", IEEE J. of Solid state circuits, vol. 34, pp. 693-703, May 1999.
10. L. Jia, Bingxin Li, Y. Gao and H. Tenhunen, "Implementation of a low power 128-point FFT", 5th International Conference on Solid-State and Integrated Circuit Technology, 1998.
11. J. Melander, T Widhe, L. Wanhammar, "Design of an 128-point FFT processor for OFDM applications" Proc. of the Third IEEE International Conference on Electronics, Circuits, and Systems, ICECS 1996.