Combining optimizations in automated low power design

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1791-1796

  Liu, Qiang ^a   Todman, Tim ^a   Luk, Wayne ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

DATA REUSE; DESIGN SPACES; EXECUTION TIME; LOW-POWER DESIGN; MULTI-LEVEL; POWER EFFICIENT; SEQUENTIAL DESIGN; SEQUENTIAL PROGRAMS;

AUTOMATION; COMPUTER SOFTWARE REUSABILITY; ELECTRIC POWER SUPPLIES TO APPARATUS; MULTIPROCESSING SYSTEMS;

DESIGN;

EID: 77953105124     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. S. Boyd and L. Vandenberghe, Convex optimization. Cambridge University Press, 2004.
2. J. Lamoureux and W. Luk, "An overview of low-power techniques for field-programmable gate arrays," NASA/ESA Conference on Adaptive Hardware and Systems, vol. 0, pp. 338-345, 2008.
3. A. Peymandoust et al., "Low power embedded software optimization using symbolic algebra," in DATE '02. IEEE Computer Society, 2002, pp. 1052-1058.
4. D. A. Ortiz and N. G. Santiago, "High-level optimization for low power consumption on microprocessor-based systems," in MWSCAS 2007. IEEE Computer Society, 2007, pp. 1265-1268.
5. T. Matsumura et al., "Simultaneous optimization of memory configuration and code allocation for low power embedded systems," in GLSVLSI '08. ACM, 2008, pp. 403-406.
6. Q. Liu et al., "Data-reuse exploration under an on-chip memory constraint for low-power FPGA-based systems," IET Computers & Digital Techniques, vol. 3, no. 3, pp. 235-246, 2009.
7. F. Catthoor et al., Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design. Norwell, MA, USA: Kluwer, 1998.
8. Q. Liu et al., "Data reuse exploration for FPGA based platforms applied to the full search motion estimation algorithm," in Proc. Int. Conf. on FPL, Matrid, Spain, 2006, pp. 389-394.
9. K. Turkington et al., "Outer loop pipelining for application specific datapaths in FPGAs," IEEE Trans. Very Large Scale Integr. Syst., vol. 16, no. 10, pp. 1268-1280, 2008.
10. H. Rong et al., "Single-dimension software pipelining for multi-dimensional loops," in IEEE Proc. on CGO, 2004, pp. 163-174.
11. S. J. Wilton et al., "The impact of pipelining on energy per operation in field-programmable gate arrays," in FPL. Springer, 2004, pp. 719-728.
12. J. H. Yeung et al., "Map-reduce as a programming model for custom computing machines," in FCCM, 2008, pp. 149-159.
13. J. Dean and S. Ghemawat, "Mapreduce: Simplified data processing on large clusters," in 6th Symp. on OSDI, December 2004, pp. 137-150.
14. L. Merritt and R. Vanam, "Improved rate control and motion estimation for h.264 encoder," in ICIP 2007, 2007, pp. 309-312.
15. http://www.pages.drexel.edu/~weg22/edge.html, accessed 2006.
16. J. Lfberg, "YALMIP: A toolbox for modeling and optimization in MATLAB," in Proc. Conf. CACSD, Taipei, Taiwan, 2004.
17. http://www.xilinx.com, "Xilinx power estimator user guide," accessed 2009.