High-level optimization for low power consumption on microprocessor-based systems

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 1265-1268

  Ortiz, David A ^a   Santiago, Nayda G ^a  

^a UNIVERSITY OF PUERTO RICO   (Puerto Rico)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER PROGRAMMING LANGUAGES; DESIGN OF EXPERIMENTS; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; HIGH LEVEL LANGUAGES; INTEGRATED CIRCUITS; LINGUISTICS;

EMBEDDED SYSTEMS; POWER CONSUMPTION; SOFTWARE OPTIMIZATIONS;

OPTIMIZATION;

EID: 51449103393     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2007.4488783     Document Type: Conference Paper

References (16)

1. A. Chatzigeorgiou and G. Stephanides. "Energy issues in software design of embedded systems," 2nd WSEAS International Conference on Applied Informatics, Rethymnon, Crete, Greece, Jul. 2002.
2. J.T. Russell and M.F. Jacome. "Software power estimation and optimization for high performance, 32-bit embedded processors," International Conference on Computer Design: VLSI in Computers and Processors, pages 328-333, Oct. 1998.
3. I. Hong, D. Kirovski, Qu Gang, M. Potkonjak, and M.B. Srivastava. "Power optimization of variable-voltage core-based systems," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18:1702-1714, Dec. 1999.
4. V. Venkatachalam and M. Franz. "Power reduction techniques for microprocessor systems," ACM Computing Surveys (CSUR), 37:195 -237, Sept. 2005.
5. F. Gruian. "Low power directed system design," International Symposium on Low Power Electronics and Design, pages 9-14, 2000.
6. N.K. Jha. "Low power system scheduling and synthesis," IEEE/ACM International Conference on Computer Aided Design, pages 259-263, Nov. 2001.
7. J. Zambreno, M.T. Kandemir, and A. Choudhary. "Enhancing compiler techniques for memory energy optimizations," Embedded Software. Second International Conference, EMSOFT 2002, 2491:364-381, 2002.
8. H. Mehta, R. Owens, M. Irwin, R. Chen, and D. Ghosh. "Techniques for low energy software," ISLPED - International Symposium on Low Power Electronics and Design, pages 72-75, 1997.
9. R.A. Ravindran, P.D. Nagarkar, G.S. Dasika, E.D. Marsman, R.M. Senger, S.A. Mahlke, and R.B. Brown. "Compiler managed dynamic instruction placement in a low-power code cache," International Symposium on Code Generation and Optimization, pages 179-190, Mar. 2005.
10. V. Dalal and C.P. Ravikumar. "Software power optimizations in an embedded system," Fourteenth International Conference on VLSI Design, pages 254-259, Jan. 2001.
11. J. Oliver, O. Mocanu, and C. Ferrer. "Energy awareness through software optimization as a performance estimate case study of the MC68HC908GP32 microcontroller," 4th International Workshop on Microprocessor Test and Verification: Common Challenges and Solutions, pages 111-116, May. 2003.
12. R. Leupers. "Code generation for embedded processors," The 13th International Symposium on System Synthesis, pages 173-178, Sept. 2000.
13. T. Simunic, G. de Micheli, L. Benini, and M. Hans. "Source code optimization and profiling of energy consumption in embedded systems," International Symposium on System Synthesis, pages 193-199, Sept. 2000.
14. V. Tiwari, S. Malik, A. Wolfe, and M.T. Lee. "Instruction level power analysis and optimization of software," Proceedings of 9th International Conference on VLSI Design, Bangalore, India, pages 326 - 328, Jan. 1996.
15. Y. Yingbiao, Y. Qingdong, L. Peng, and X. Zhibin. "Embedded software optimization for MP3 decoder implemented on RISC core," IEEE Transactions on Consumer Electronics, 50:1244-1249, Nov. 2004.
16. M. Wolfe. "High performance compilers for parallel computing," Adison-Wesley Publishing Company, 1996.