Ultralow-power silicon photonic interconnect for high-performance computing systems

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 7607, Issue , 2010, Pages

  Li, Guoliang ^a   Zheng, Xuezhe ^a   Lexau, Jon ^b   Luo, Ying ^a   Thacker, Hiren ^a   Pinguet, Thierry ^c   Dong, Po ^d   Feng, Dazeng ^d   Liao, Shirong ^d   Shafiiha, Roshanak ^d   Asghari, Mehdi ^d   Yao, Jin ^a   Shi, Jing ^a   Shubin, Ivan N ^a   Patil, Dinesh ^b   Liu, Frankie ^b   Raj, Kannan ^a   Ho, Ron ^b   Cunningham, John E ^a   Krishnamoorthy, Ashok V ^a  

^a SUN MICROSYSTEMS   (United States)

^b Sun Labs   (United States)

^c CISCO SYSTEMS   (United States)

^d KOTURA INC   (United States)

Author keywords

High performance computing (HPC); Hybrid bonding; Optical interconnect; Optical receiver; Optical transmitter; Si ring resonator; Silicon photonics; Wavelength division multiplexing (WDM)

Indexed keywords

HIGH-PERFORMANCE COMPUTING; HYBRID BONDING; OPTICAL INTERCONNECT; OPTICAL TRANSMITTERS; RING RESONATOR; SILICON PHOTONICS;

ACOUSTIC RECEIVERS; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SYSTEM INTERCONNECTION; ELECTRIC POWER UTILIZATION; FLIP CHIP DEVICES; FLUIDIZED BED COMBUSTION; GERMANIUM; HAND HELD COMPUTERS; INTEGRATED OPTICS; MULTIPLEXING EQUIPMENT; NANOPHOTONICS; OPACITY; OPTICAL INSTRUMENTS; OPTICAL INTERCONNECTS; OPTICAL RECEIVERS; OPTICAL RESONATORS; PHOTONIC DEVICES; SILICON; SUPERCOMPUTERS; TELECOMMUNICATION SYSTEMS; TRANSMITTERS; VLSI CIRCUITS; WAVELENGTH DIVISION MULTIPLEXING;

OPTICAL COMMUNICATION;

EID: 77951841194     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.842884     Document Type: Conference Paper

References (22)

1. M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein, "Scaling, power, and the future of CMOS," in Proc. IEEE Int. Electron Devices Meeting, Dec. 2005.
2. B. Black, D. Nelson, C. Webb, and N. Samra, "3D Processing Technology and Its Impact on iA32 Microprocessors," In Proceedings of the 2004 IEEE International Conference on Computer Design, pp.316-318, Oct. 2004.
3. A.W. Topol et al., "Three-dimensional integrated circuits," IBM Journal of Research and Development, no.4-5, pp. 494-506, 2006.
4. P.S. Andry, C. Tsang, E. Sprogis, C. Patel, S.L. Wright, B.C. Webb, L.P. Buchwalter, D. Manzer, R. Horton, R. Polastre and J. Knickerbocker, "A CMOS-compatible Process for Fabricating Electrical Through-vias in Silicon," In Proceedings of the 2006 IEEE Electronic Components and Technology Conference, pp831-837, 2006.
5. R. Drost, R. Hopkins, R. Ho, and I. Sutherland, "Proximity communication," IEEE Journal of Solid-State Circuits, vol. 39, no. 9, pp. 1529-1536, Sept. 2004.
6. R. Drost, C. Forrest, B. Guenin, R. Ho, A. V. Krishnamoorthy, D. Cohen, J. E. Cunningham, B. Tourancheau, A. Zingher, A. Chow, G. Lauterbach, and I. Sutherland, "Challenges in building a flat-bandwidth memory hierarchy for a large-scale computer with proximity communication," in Proc. 13th Symp. High Perform. Interconnects, Aug. 2005, pp. 13-22.
7. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE, vol. 89, pp. 490-504, Apr. 2001.
8. A.V. Krishnamoorthy, R. Ho, X. Zheng, H. Schwetman, J. Lexau, P. Koka, G. Li, I. Shubin, and J.E. Cunningham, "Computer systems based on silicon photonic interconnects," Proceedings of the IEEE, 97 (7) 1337-1361 (2009).
9. A. Shacham et al., "On the Design of a Photonic Network-on-Chip, " Proceedings of the First International Symposium on Networks-on-Chip (NOCS), 2007.
10. D. Vantrease et al., "Corona: System Implications of Emerging Nanophotonic Technology," ISCA '08, pp. 153-164, June 2008.
11. C. Batten et al., "Building manycore processor-to-DRAM network with monolithic silicon photonics," HOTI 2008, pp.21-30, Aug. 2008.
12. X. Zheng, J. Lexau, J. Bergey, J. Cunningham, R. Ho, R. Drost, and A. V. Krishnamoorthy, "Optical proximity communication using reflective mirrors," Opt. Express, vol. 16, no. 19, pp. 15 052-15 058, Sep. 2008.
13. These companies include Luxtera, Lightwires, and Intel, etc. Please see their websites for more details.
14. C. W. Holzwarth, J. S. Orcutt, H. Li, M. A. Popovic, V. Stojanovic, J. L. Hoyt, R. J. Ram, and H. I. Smith, "Localized substrate removal technique enabling strong-confinement microphotonics in bulk Si CMOS processes," in Conference on Lasers and Electro-Optics (Optical Society of America, 2008), paper CThKK5.
15. S. Manipatruni, Q. Xu, B. Schmidt, J. Shakya, and M. Lipson, "High speed carrier injection 18Gb/s silicon micro-ring electro-optic modulator," in 20th Annual Meeting of the IEEE LEOS (Institute of Electrical and Electronics Engineers, New York, 2007), pp.537-538.
16. M.R. Watts, D.C. Trotter, R.W. Young, and A.L. Lentine, "Ultralow power silicom microdisk modulators and switches," in IEEE Conference on Group IV Photonics (Institute of Electrical and Electronics Engineers, New York, 2008), pp.4-6.
17. J. Liu, M. Beals, A. Pomerene, S. Bernardis, R. Sun, J. Chen,L.C. Kimerling, and J. Michel, "Ultralow energy, Integrated GeSi electroabsorption modulators on SOI," in IEEE Conference on Group IV Photonics (Institute of Electrical and Electronics Engineers, New York, 2008), pp.10-12.
18. J. E. Roth,O. Fidaner, R.K. Schaevitz, Y. Kuo, T.I. Kamins, J.S. Harris, and D.A.B. Miller, "Optical modulator on silicon employing germanium quantum wells," Optics Express, 15 (9), 5851-5859 (2007).
19. Y. Kuo, H. Chen, and J. E. Bowers, "High speed hybrid silicon evanescent electroabsorption modulator," Optics Express, 16 (13), 9936-9941 (2008).
20. P. Dong, S. Liao, D. Feng, H. Liang, D. Zheng, R. Shafiiha, C.-C. Kung, W. Qian, G. Li, X. Zheng, A. V. Krishnamoorthy, and M. Asghari, "Low Vpp, ultralow-energy, compact, high-speed silicon electro-optic modulator," Optics Express, 17, 22484 (2009).
21. R. Ho, J. Lexau, F. Liu, D. Patil, R. Hopkins, E. Alon, N. Pinckney, P. Amberg, X. Zheng, J. Cunningham, and A. Krishnamoorthy, "Circuits for silicon photonics on a macrochip," in IEEE Asian Solid-State Circuits Conference, Nov. 2009, pp. 17-20.
22. S. Palermo et al., "High-speed transmitters in 90nm CMOS for high-density optical interconnects," ESSCIRC, pp. 508-511, September 2006.