Analog/mixed-signal circuit verification using models generated from simulation traces

International Journal of Foundations of Computer Science

Volumn 21, Issue 2, 2010, Pages 191-210

  Little, Scott ^a   Walter, David ^b   Jones, Kevin ^c   Myers, Chris ^c   Sen, Alper ^d  

^a FREESCALE SEMICONDUCTOR INC   (United States)

^b VIRGINIA STATE UNIVERSITY   (United States)

^c UNIVERSITY OF UTAH   (United States)

^d BOGAZICI UNIVERSITY   (Turkey)

Author keywords

Abstract model generation; Analog mixed signal circuits; Formal methods; Hybrid Petri nets

Indexed keywords

EID: 77951671571     PISSN: 01290541     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0129054110007209     Document Type: Article

References (20)

1. R. Alur, C. Courcoubetis, T. A. Henzinger, and P.-H. Ho. Hybrid automata: An algorithmic approach to the specification and verification of hybrid systems. In R. L. Grossman, A. Nerode, A. P. Ravn, and H. Rischel, editors, Hybrid Systems, volume 736 of LNCS, pages 209-229. Springer, 1992.
2. T. Dang, A. Donzé, and O. Maler. Verification of analog and mixed-signal circuits using hybrid systems techniques. In A. J. Hu and A. K. Martin, editors, Formal Methods for CAD, volume 3312 of LNCS, pages 21-36. Springer, 2004.
3. T. Dang and T. Nahhal. Randomized simulation of hybrid systems for circuit validation. Technical report, VERIMAG, May 2006.
4. T. R. Dastidar and P. P. Chakrabarti. A verification system for transient response of analog circuits using model checking. In VLSI Design, pages 195-200. IEEE Computer Society Press, 2005.
5. R. David and H. Alla. On hybrid petri nets. Discrete Event Dynamic Systems: Theory and Applications, 11 (1-2) :9-40, Jan. 2001.
6. A. Donzé and O. Maler. Systematic simulation using sensitivity analysis. In A. Bemporad, A. Bicchi, and G. Buttazzo, editors, Hybrid Systems: Computation and Control, volume 4416 of LNCS, pages 174-189. Springer, 2007.
7. G. E. Fainekos, A. Girard, and G. J. Pappas. Temporal logic verification using simulation. In E. Asarin and P. Bouyer, editors, Formal Modelling and Analysis of Timed Systems, volume 4202 of LNCS, pages 171-186. Springer, 2006.
8. G. Frehse, B. H. Krogh, and R. A. Rutenbar. Verifying analog oscillator circuits using forward/backward refinement. In Proc. Design, Automation and Test in Europe (DATE), pages 257-262. IEEE Computer Society Press, 2006.
9. A. Girard and G. J. Pappas. Verification using simulation. In J. P. Hespanha and A. Tiwari, editors, Hybrid Systems: Computation and Control, volume 3927 of LNCS, pages 272-286. Springer, 2006.
10. W. Hartong, L. Hedrich, and E. Barke. On discrete modeling and model checking for nonlinear analog systems. In E. Brinksma and K. G. Larsen, editors, Proc. International Conference on Computer Aided Verification, volume 2404 of LNCS, pages 401-413. Springer, 2002.
11. K. D. Jones, V. Konrad, and D. Nickovic. Analog property checkers: A DDR2 case study. In Formal Verification of Analog Circuits (FAC), 2008.
12. S. Little. Efficient Modeling and Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets. PhD thesis, University of Utah, Dec. 2008.
13. S. Little, N. Seegmiller, D. Walter, C. Myers, and T. Yoneda. Verification of analog/mixed-signal circuits using labeled hybrid petri nets. In Proc. Int. Conf. on CAD, pages 275-282. IEEE Computer Society Press, 2006.
14. S. Little, A. Sen, and C. Myers. Application of automated model generation techniques to analog/mixed-signal circuits. In International Workshop on Microprocessor Test and Verification, Dec. 2007.
15. S. Little, D. Walter, and C. Myers. Analog/mixed-signal circuit verification using models generated from simulation traces. In K. S. Namjoshi, T. Yoneda, T. Higashino, and Y. Okamura, editors, Automated Technology for Verification and Analysis, volume 4762 of LNCS, pages 114-128. Springer, 2007.
16. C. J. Myers, R. R. Harrison, D. Walter, N. Seegmiller, and S. Little. The case for analog circuit verification. Elec. Notes Theor. Comp. Sci., 153 (3) :53-63, 2006.
17. D. Nickovic and O. Maler. AMT: A property-based monitoring tool for analog systems. In Formal Modelling and Analysis of Timed Systems, 2007.
18. D. Walter, S. Little, and C. Myers. Bounded model checking of analog and mixedsignal circuits using an SMT solver. In K. S. Namjoshi, T. Yoneda, T. Higashino, and Y. Okamura, editors, Automated Technology for Verification and Analysis, volume 4762 of LNCS, pages 66-81. Springer, 2007.
19. D. Walter, S. Little, N. Seegmiller, C. J. Myers, and T. Yoneda. Symbolic model checking of analog/mixed-signal circuits. In Proc. of Asia and South Pacific Design Automation Conference, pages 316-323, 2007.
20. D. C. Walter. Verification of analog and mixed-signal circuits using symbolic methods. PhD thesis, University of Utah, May 2007.