Application of automated model generation techniques to analog/mixed-signal circuits

Proceedings - International Workshop on Microprocessor Test and Verification

Volumn , Issue , 2007, Pages 109-115

  Little, Scott ^a   Sen, Alper ^b   Myers, Chris ^a  

^a Department of Electrical and Computer Engineering   (United States)

^b FREESCALE SEMICONDUCTOR INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PETRI NETS; PHASE COMPARATORS; PIECEWISE LINEAR TECHNIQUES; TIMING CIRCUITS;

ANALOG/MIXED-SIGNAL CIRCUITS; AUTOMATED METHODS; AUTOMATED MODEL GENERATIONS; MODEL GENERATION; PIECEWISE LINEAR REPRESENTATION; SIMULATION TRACES; SYSTEM LEVEL SIMULATION; VERILOG-AMS MODELING;

FORMAL VERIFICATION;

EID: 56749115497     PISSN: 15504093     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MTV.2007.17     Document Type: Conference Paper

References (14)

1. H. Chang and K. Kundert. Verification of complex analog and RFIC designs. In Proceedings of the IEEE, volume 95, pages 622-639, Mar. 2007.
2. X. Lai and J. Roychowdhury. Tp-ppv: Piecewise nonlinear, time-shifted oscillator macromodel extraction for fast, accurate pll simulation. In S. Hassoun, editor, Proc. International Conference on Computer Aided Design {ICCAD), pages 269-274. ACM Press, 2006.
3. P. Li and L. T. Pileggi. Norm: compact model order reduction of weakly nonlinear systems. In Proc. Design Automation Conference (DAC), pages 472-477, 2003.
4. S. Little, N. Seegmiller, D. Walter, C. Myers, and T. Yoneda. Verification of analog/mixed-signal circuits using labeled hybrid petri nets. In Proc. International Conference on Computer Aided Design (ICCAD), pages 275-282. IEEE Computer Society Press, 2006.
5. S. Little, D. Walter, and C. Myers. Analog/mixed-signal circuit verification using models generated from simulation traces. In Automated Technology for Verification and Analysis (ATVA), Lecture Notes in Computer Science. Springer, 2007.
6. C. J. Myers, R. R. Harrison, D. Walter, N. Seegmiller, and S. Little. The case for analog circuit verification. Electronic Notes Theoretical Computer Science, 153(3):53-63, 2006.
7. A. Odabasioglu, M. Celik, and L. T. Pileggi. Prima: passive reduced-order interconnect macromodeling algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(8):645-654, 1998.
8. J. R. Phillips. Projection-based approaches for model reduction of weakly nonlinear, time-varying systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(2): 171-187, 2003.
9. L. T. Pillage and R. A. Rohrer. Asymptotic waveform evaluation for timing analysis. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 9(4):352-366, 1990.
10. M. Rewieriski and J. White. Model order reduction for nonlinear dynamical systems based on trajectory piecewiselinear approximations. Linear Algebra and its Applications, 415(2-3):426-454, jun 2006.
11. S. K. Tiwary and R. A. Rutenbar. Faster, parametric trajectory-based macromodels via localized linear reductions. In S. Hassoun, editor, Proc. International Conference on Computer Aided Design (ICCAD), pages 876-883. ACM Press, 2006.
12. D. Walter, S. Little, and C. Myers. Bounded model checking of analog and mixed-signal circuits using an smt solver. In Automated Technology for Verification and Analysis (ATVA), Lecture Notes in Computer Science. Springer, 2007.
13. D. Walter, S. Little, N. Seegmiller, C. J. Myers, and T. Yoneda. Symbolic model checking of analog/mixedsignal circuits. In Proc. of Asia and South Pacific Design Automation Conference (ASPDAC), pages 316-323, 2007.
14. D. C. Walter. Verification of analog and mixed-signal circuits using symbolic methods. PhD thesis. University of Utah, May 2007.