FreePipe: A programmable parallel rendering architecture for efficient multi-fragment effects

Proceedings of I3D 2010: The 2010 ACM SIGGRAPH Symposium on Interactive 3D Graphics and Games

Volumn , Issue , 2010, Pages 75-82

  Liu, Fang ^a   Huang, Meng Cheng ^a   Liu, Xue Hui ^a   Wu, En Hua ^a,b  

^a INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

^b UNIVERSITY OF MACAU   (Macao)

Author keywords

Atomic operation; Compute unified device architecture (CUDA); Depth peeling; Graphics hardware; Multi fragment effects; Order independent transparency; Programmable graphics pipeline; Rasterizer

Indexed keywords

ATOMIC OPERATION; COMPUTE UNIFIED DEVICE ARCHITECTURE (CUDA); COMPUTE UNIFIED DEVICE ARCHITECTURES; GRAPHICS HARDWARE; GRAPHICS PIPELINE;

ATOMS; BLENDING; COMPUTATIONAL GEOMETRY; INTERACTIVE COMPUTER GRAPHICS; PIPELINES; PROGRAM PROCESSORS; THREE DIMENSIONAL; TRANSPARENCY;

THREE DIMENSIONAL COMPUTER GRAPHICS;

EID: 77951275908     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1730804.1730817     Document Type: Conference Paper

References (40)

1. AILA, E., MIETTINEN, V., AND NORDLUND, P. 2003. Delay streams for graphics hardware. ACM Transactions on Graphics, 792-800.
2. AKENINE-MöLLER, T., HAINES, E., AND HOFFMAN, N. 2008. Real-Time Rendering, third ed. A.K. Peters.
3. BAVOIL, L., AND MYERS, K. 2008. Order independent transparency with dual depth peeling. Tech. rep., NVIDIA Corporation.
4. BAVOIL, L., CALLAHAN, S. P., LEFOHN, A., AO L. D. COMBA, J., AND SILVA, C. T. 2007. Multi-fragment effects on the GPU using the k-buffer. In Proceedings of the 2007 symposium on Interactive 3D graphics and games, 97-104.
5. BAVOIL, L., CALLAHAN, S. P., AND SILVA, C. T. 2008. Robust soft shadow mapping with backprojection and depth peeling. journal of graphics, gpu, and game tools 13, 1, 19-30.
6. BLYTHE, D. 2006. The Direct3D 10 system. ACM Transactions on Graphics 25, 3, 724-734.
7. CARPENTER, L. 1984. The A-buffer, an antialiased hidden surface method. In Proceedings of the 11th annual conference on computer graphics and interactive techniques, 103-108.
8. CARR, N., MECH, R., AND MILLER, G. 2008. Coherent layer peeling for transparent high-depth-complexity scenes. In Proceedings of the 23rd ACM SIGGRAPH/EUROGRAPHICS symposium on Graphics hardware, 33-40.
9. CATMULL, E. E. 1974. A Subdivision Algorithm for Computer Display of Curved Surfaces. PhD thesis, University of Utah.
10. CEDERMAN, D., AND TSIGAS, P. 2008. A practical quicksort algorithm for graphics processors. In Proceedings of the 16th Annual European Symposium on Algorithms, 246-258.
11. COOK, R. L., CARPENTER, L., AND CATMULL, E. 1987. The reyes image rendering architecture. In Computer Graphics (Proceedings of ACM SIGGRAPH 87), ACM, vol. 21, 95-102.
12. EISEMANN, E., AND DÉCORET, X. 2006. Fast scene voxelization and applications. In SIGGRAPH 2006 Technical Sketch Program.
13. EVERITT, C. 2001. Interactive order-independent transparency. Tech. rep., NVIDIA Corporation.
14. FATAHALIAN, K., LUONG, E., BOULOS, S., AKELEY, K., MARK, W. R., AND HANRAHAN, P. 2009. Data-parallel rasterization of micropolygons with defocus and motion blur. In Proceedings of the Conference on High Performance Graphics 2009, ACM, 59-68.
15. GOVINDARAJU, N. K., HENSON, M., LIN, M. C., AND MANOCHA, D. 2005. Interactive visibility ordering and transparency computations among geometric primitives in complex environments. In Proceedings of the 2005 symposium on Interactive 3D graphics and games, 49-56.
16. GOVINDARAJU, N. K., RAGHUVANSHI, N., HENSON, M., TUFT, D., AND MANOCHA, D. 2005. A cache-efficient sorting algorithm for database and data mining computations using graphics processors. Tech. rep., University of North Carolina-Chapel Hill.
17. HASSELGREN, J., MUNKBERG, J., AND AKENINE-MöLLER, T. 2009. Automatic pre-tessellation culling. ACM Transactions on Graphics 28, 2.
18. HORN, D. R., SUGERMAN, J., HOUSTON, M., AND HANRAHAN, P. 2007. Interactive k-d tree gpu raytracing. In Proceedings of the 2007 symposium on Interactive 3D graphics and games, 167-174.
19. JON HASSELGREN, T. A.-M. 2007. PCU: the programmable culling unit. ACM Transactions on Graphics, 92.
20. 3: an economical hardware technique for high-quality antialiasing and transparency. 85-93.
21. LIU, B.-Q., WEI, L.-Y., AND XU, Y.-Q. 2006. Multi-layer depth peeling via fragment sort. Tech. rep., Microsoft Research Asia.
22. LIU, F., HUANG, M.-C., LIU, X.-H., AND WU, E.-H. 2009. Efficient depth peeling via bucket sort. In Proceedings of the 1th High Performance Graphics conference, 51-57.
23. MAMMEN, A. 1989. Transparency and antialiasing algorithms implemented with the virtual pixel maps technique. IEEE Computer Graphics and Applications 9, 4, 43-55.
24. MARK, W. R., AND PROUDFOOT, K. 2001. The F-buffer: a rasterization-order fifo buffer for multi-pass rendering. In Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, 57-64.
25. MOREIN, S. 2000. ATI Radeon - HyperZ technology. In Proceedings of the Hot 3D Workshop on Graphics Hardware.
26. MYERS, K., AND BAVOIL, L. 2007. Stencil routed A-Buffer. ACM SIGGRAPH 2007 Technical Sketch Program.
27. NVIDIA. 2005. GPU programming exposed: the naked truth behind nvidia's demos. Tech. rep., NVIDIA Corporation.
28. NVIDIA. 2008. NVIDIA CUDA: Compute unified device architecture. NVIDIA Corporation.
29. POPOV, S., GÜNTHER, J., SEIDEL, H.-P., AND SLUSALLEK, P. 2007. Stackless kd-tree traversal for high performance GPU ray tracing. Computer Graphics Forum 26, 3, 415-424.
30. SATISH, N., HARRIS, M., AND GARLAND, M. 2009. Designing efficient sorting algorithms for manycore GPUs. In Proceedings of the 23rd IEEE International Parallel & Distributed Processing Symposium, 1-10.
31. SEGAL, M., AND AKELEY, K. 2009. The OpenGL graphics system: A specification.
32. SEILER, L., CARMEAN, D., SPRANGLE, E., FORSYTH, T., ABRASH, M., DUBEY, P., JUNKINS, S., LAKE, A., SUGERMAN, J., CAVIN, R., ESPASA, R., GROCHOWSKI, E., JUAN, T., , AND HANRAHAN, P. 2008. Larrabee: A many-core x86 architecture for visual computing. ACM Transactions on Graphics 27, 3.
33. SENGUPTA, S., HARRIS, M., ZHANG, Y., AND OWENS, J. D. 2007. Scan primitives for GPU computing. In Proceedings of the 22nd ACM Siggraph/Eurographics Symposium on Graphics Hardware, 97-106.
34. SINTORN, E., AND ASSARSSON, U. 2008. Fast parallel GPU-sorting using a hybrid algorithm. Journal of Parallel and Distributed Computing archive 68, 1381-1388.
35. SUGERMAN, J., FATAHALIAN, K., BOULOS, S., AKELEY, K., AND HANRAHAN, P. 2009. Gramps: A programming model for graphics pipelines. ACM Transactions on Graphics 28, 4.
36. TATARINOV, A., AND KHARLAMOV, A. 2009. Alternative rendering pipelines on nvidia cuda. Tech. rep., NVIDIA Corporation.
37. WEXLER, D., GRITZ, L., ENDERTON, E., AND RICE, J. 2005. GPU-accelerated high-quality hidden surface removal. In Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, 7-14.
38. WITTENBRINK, C. M. 2001. R-buffer: a pointerless abuffer hardware architecture. In Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, 73-80.
39. ZHOU, K., HOU, Q., WANG, R., AND GUO, B. 2008. Real-time KD-tree construction on graphics hardware. ACM Transactions on Graphics.
40. ZHOU, K., HOU, Q., REN, Z., GONG, M., SUN, X., AND GUO, B. 2009. Renderants: Interactive REYES rendering on GPUs. ACM Transactions on Graphics.