A reconfigurable embedded system for 1000 f/s real-time vision

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 20, Issue 4, 2010, Pages 496-504

  Komuro, Takashi ^a   Tabata, Tomohira ^a   Ishikawa, Masatoshi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

FPGA; High frame rate real time vision; High speed vision; Parallel processing

Indexed keywords

ALGORITHM IMPLEMENTATION; APPLICATION EXAMPLES; CENTRAL PROCESSING UNITS; CO-PROCESSORS; DESCRIPTORS; DIRECT-MEMORY-ACCESS CONTROLLERS; EMBEDDED MICROPROCESSORS; EVALUATION SYSTEM; FRAME-RATE; HIGH SPEED VISION; MEMORY UNITS; PARALLEL PROCESSING; PERFORMANCE EVALUATION; PROCESSING UNITS; PROPOSED ARCHITECTURES; RE-CONFIGURABLE; REAL TIME VISION; RECONFIGURABILITY; RECONFIGURABLE EMBEDDED SYSTEMS;

EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE CODING; PROGRAM PROCESSORS; RECONFIGURABLE HARDWARE;

REAL TIME SYSTEMS;

EID: 77951139927     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2009.2035832     Document Type: Article

References (30)

1. A. Namiki, Y. Nakabo, I. Ishii, and M. Ishikawa, "1 ms sensory-motor fusion system," IEEE/Assoc. Med. Schools Eur. Trans. Mechatron., vol.5, no.3, pp. 244-252, Sep. 2000.
2. Y. Nakamura, K. Kishi, and H. Kawakami, "Heartbeat synchronization for robotic cardiac surgery," in Proc. IEEE Int. Conf. Robotics Automat., 2001, pp. 2014-2019. (Pubitemid 32815150)
3. R. Ginhoux, J. Gangloff, M. de Mathelin, L. Soler, M. Sanchez, and J. Marescaux, "Beating heart tracking in robotic surgery using 500 Hz visual servoing, model predictive control and an adaptive observer," in Proc. IEEE Int. Conf. Robotics Automat., 2004, pp. 274-279.
4. T. Senoo, A. Namiki, and M. Ishikawa, "High-speed batting using a multi-jointed manipulator," in Proc. IEEE Int. Conf. Robotics Automat., 2004, pp. 1191-1196.
5. N. Furukawa, A. Namiki, T. Senoo, and M. Ishikawa, "Dynamic regrasping using a high-speed multifingered hand and a high-speed vision system," in Proc. IEEE Int. Conf. Robotics Automat., 2006, pp. 181-187.
6. H. Oku, N. Ogawa, K. Hashimoto, and M. Ishikawa, "Two-dimensional tracking of a motile microorganism allowing high-resolution observation with various imaging techniques," Rev. Sci. Instr., vol.76, no.3, pp. 034301-1-034301-9, 2005.
7. I. Ishii, Y. Nie, K. Yamamoto, K. Orito, and H. Matsuda, "Real-time and long-time quantification of behavior of laboratory mice scratching," in Proc. IEEE Int. Conf. Automat. Sci. Eng., 2007, pp. 628-633.
8. K. Yamane, T. Kuroda, and Y. Nakamura, "High-precision and high-speed motion capture combining heterogeneous cameras," in Proc. IEEE/Robot. Soc. Jpn. Int. Conf. Intell. Robots Syst., 2004, pp. 279-286.
9. Y. Watanabe, T. Komuro, and M. Ishikawa, "A high-speed vision system for moment-based analysis of numerous objects," in Proc. IEEE Int. Conf. Image Process., 2007, pp. V-177-V-180.
10. Y. Nakabo, M. Ishikawa, H. Toyoda, and S. Mizuno, "1ms col-umn parallel vision system and its application of high-speed target tracking," in Proc. IEEE Int. Conf. Robotics Automat., 2000, pp. 650-655.
11. U. Muehlmann, M. Ribo, P. Lang, and A. Pinz, "A new high speed CMOS camera for real-time tracking applications," in Proc. IEEE Int. Conf. Robotics Automat., 2004, pp. 5195-5200.
12. Y. Watanabe, T. Komuro, and M. Ishikawa, "955-fps real-time shape measurement of a moving/deforming object using high-speed vision for numerous-point analysis," in Proc. IEEE Int. Conf. Robotics Automat., 2007, pp. 3192-3197.
13. I. Ishii, K. Yamamoto, K. Doi, and T. Tsuji, "High-speed 3D image ac-quisition using coded structured light projection," in Proc. IEEE/Robot. Soc. Jpn. Int. Conf. Intell. Robots Syst., 2007, pp. 925-930.
14. X. Liu and A. Gamal, "Synthesis of high-dynamic range motion blur free image from multiple captures," IEEE Trans. Circuits Syst. I: Fundam. Theory Applicat., vol.50, no.4, pp. 530-539, Apr. 2003.
15. T. Komuro, Y. Watanabe, M. Ishikawa, and T. Narabu, "High-S/N imaging of a moving object using a high-frame-rate camera," in Proc. IEEE Int. Conf. Image Process., 2008, pp. 517-520.
16. S. Lim, J. Apostolopoulos, and A. Gamal, "Optical flow estimation using temporally oversampled video," IEEE Trans. Image Process., vol.14, no.8, pp. 1074-1087, Aug. 2005.
17. I. Ishii, K. Kato, S. Kurozumi, H. Nagai, A. Numata, and K. Tajima, "Development of a mega-pixel and milli-second vision system using intelligent pixel selection," in Proc. IEEE Tech. Exhibit. Based Conf. Robotics Automat., 2004, pp. 9-10.
18. K. Shimizu and S. Hirai, "CMOS+FPGA vision system for visual feedback of mechanical systems," in Proc. IEEE Int. Conf. Robotics Automat., 2006, pp. 2060-2065.
19. W. Raab, N. Bruels, U. Hachmann, J. Harnisch, U. Ramacher, C. Sauer, and A. Techmer, "A 100-GOPS programmable processor for vehicle vision systems," IEEE Design Test Comput., vol.20, no.1, pp. 8-15, Jan. 2003.
20. H. Noda, M. Nakajima, K. Dosaka, K. Nakata, M. Higashida, O. Yamamoto, K. Mizumoto, T. Tanizaki, T. Gyohten, Y. Okuno, H. Kondo, Y. Shimazu, K. Arimoto, K. Saito, and T. Shimizu, "The design and implementation of the massively parallel processor based on the matrix architecture," IEEE J. Solid-State Circuits, vol.42, no.1, pp. 183-192, Jan. 2007.
21. A. Abbo, R. Kleihorst, V. Choudhary, L. Sevat, P. Wielage, S. Mouy, B. Vermeulen, and M. Heijligers, "XETAL-II: A 107 GOPS, 600 mW massively parallel processor for video scene analysis," IEEE J. Solid-State Circuits, vol.43, no.1, pp. 192-201, Jan. 2008.
22. S. Kyo, S. Okazaki, and T. Arai, "An integrated memory array processor architecture for embedded image recognition systems," in Proc. Int. Symp. Comput. Archit., 2005, pp. 134-145.
23. J. Eklund, C. Svensson, and A. A°ström, "VLSI implementation of a focal plane image processor: A realization of the near-sensor image processing concept," IEEE Trans. Very Large Scale Integrat.(VLSI) Syst., vol.4, no.3, pp. 322-335, Sep. 1996.
24. T. Komuro, S. Kagami, and M. Ishikawa, "A dynamically reconfigurable SIMD processor for a vision chip," IEEE J. Solid-State Circuits, vol.39, no.1, pp. 265-268, Jan. 2004.
25. P. Dudek and P. Hicks, "A general-purpose processor-per-pixel analog SIMD vision chip," IEEE Trans. Circuits Syst. I: Regular Papers, vol.52, no.1, pp. 13-20, Jan. 2005.
26. W. Miao, Q. Lin, W. Zhang, and N. Wu, "A programmable SIMD vision chip for real-time vision applications," IEEE J. Solid-State Circuits, vol.43, no.6, pp. 1470-1479, Jun. 2008.
27. J. Tanabe, Y. Taniguchi, T. Miyamori, Y. Miyamoto, H. Takeda, M. Tarui, H. Nakayama, N. Takeda, K. Maeda, and M. Matsui, "VISCONTI: Multi-VLIW image recognition processor based on configurable proces-sor," in Proc. IEEE Custom Integrated Circuits Conf., 2003, pp. 185-188.
28. B. Khailany, T. Williams, J. Lin, E. Long, M. Rygh, D. Tovey, and W. Dally, "A programmable 512 GOPS stream processor for signal, image, and video processing," IEEE J. Solid-State Circuits, vol.43, no.1, pp. 202-213, Jan. 2008.
29. M. Wirthlin, B. Hutchings, and K. Gilson, "The nano processor: A low resource reconfigurable processor," in Proc. IEEE Workshop Field Programmable Gate Arrays Custom Comput. Machines, 1994, pp. 23-30.
30. J. Farrugia, P. Horain, E. Guehenneux, and Y. Alusse, "GPUCV: A framework for image processing acceleration with graphics processors," in Proc. IEEE Int. Conf. Multimedia Expo, 2006, pp. 585-588.