A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 1, 2008, Pages 202-213

  Khailany, Brucek K ^a   Williams, Ted ^a   Lin, Jim ^a   Long, Eileen Peters ^a   Rygh, Mark ^a   Tovey, DeForest W ^a   Dally, William J ^a  

^a Stream Processors Inc   (United States)

Author keywords

Digital signal processor (DSP); H.264; stream processing; video encoding

Indexed keywords

EID: 85008020071     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.2007.909331     Document Type: Article

References (15)

1. J. H. Ahn, W. J. Dally, B. Khailany, U. J. Kapasi, and A. Das, “Evaluating the Imagine stream architecture,” in Proc. 31st Annu. Int. Symp. Computer Architecture, Munich, Germany, Jun. 2004, pp. 14–25.
2. AVC Fidelity Range Extensions Reference Software. ISO/IEC 14496-5:2001/Amd 8:2006. [Online]. Available: http://www.iso.org
3. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger, “Clock rate versus IPC: The end of the road for conventional microarchitectures,” in Proc. 27th Annu. Int. Symp. Computer Architecture, 2000, pp. 248–259.
4. W. J. Dally, U. J. Kapasi, B. Khailany, J. H. Ahn, and A. Das, “Stream processors: Programmability with efficiency,” ACM Queue, vol. 2, no. 1, pp. 52–62, Mar. 2004.
5. B. Flachs, S. Asango, S. H. Dhong, H. P. Hofstee, G. Gervais, R. Kim, T. Le, P. Liu, J. Leenstra, J. Liberty, B. Michael, H.-J. Oh, S. M. Mueller, O. Takahashi, A. Hatakeyama, Y. Watanabe, N. Yano, D. A. Brokenshire, M. Peyravian, V. To, and E. Iwata, “The microarchitecture of the synergistic processor for a cell processor,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 63–70, Jan. 2006.
6. N. Jayasena, M. Erez, J. H. Ahn, and W. J. Dally, “Stream register files with indexed access,” in Proc. 10th Int. Symp. High Performance Computer Architecture, Madrid, Spain, Feb. 2004, pp. 60–72.
7. B. Khailany, W. J. Dally, S. Rixner, U. J. Kapasi, J. D. Owens, and B. Towles, “Exploring the VLSI scalability of stream processors,” in Proc. 9th Int. Symp. High Performance Computer Architecture, Anaheim, CA, Feb. 2003, pp. 153–164.
8. B. Khailany, T. Williams, J. Lin, E. Long, M. Rygh, D. Tovey, and W. J. Dally, “A programmable 512 GOPS stream processor for signal, image, and video processing,” in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 272–273.
9. J. Leverich, H. Arakida, A. Solomatnikov, A. Firoozshahian, M. Horowitz, and C. Kozyrakis, “Comparing memory systems for chip multiprocessors,” in Proc. 34th Int. Symp. Computer Architecture, San Diego, CA, Jun. 2007, pp. 358–368.
10. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. J. Dally, and M. Horowitz, “Smart memories: A modular reconfigurable architecture,” in Proc. 27th Annu. Int. Symp. Computer Architecture, Jun. 2000, pp. 161–171.
11. M. Mantor, “Radeon R600, a 2nd generation unified shader architecture,” presented at the Hot Chips 19 Symp., Stanford, CA, 2007.
12. J. Nickolls, “NVIDIA GPU parallel computing architecture,” presented at the Hot Chips 19 Symp., Stanford, CA, 2007.
13. S. Rixner, W. J. Dally, U. J. Kapasi, B. Khailany, A. Lopez-Lagunas, P. Mattson, and J. D. Owens, “A bandwidth-efficient architecture for media processing,” in Proc. 31st Annu. Int. Symp. Microarchitecture, 1998, pp. 3–13.
14. S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, and J. D. Owens, “Register organization for media processing,” in Proc. 6th Int. Symp. High-Performance Computer Architecture, Jan. 2000, pp. 375–386.
15. W. Thies, M. Karczmarek, and S. Amarasinghe, “StreamIt: A language for streaming applications,” in Proc. Int. Conf. Compiler Construction, Grenoble, France, Apr. 2002, pp. 179–196.