High-performance direct digital frequency synthesizers using piecewise-polynomial approximation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 2, 2005, Pages 324-337

  De Caro, Davide ^a   Strollo, Antonio G M ^a  

^a UNIVERSITY OF NAPLES FEDERICO II   (Italy)

Author keywords

CMOS digital integrated circuits; Direct digital frequency synthesis (DDFS); Direct digital synthesis (DDS); Frequency synthesis; Interpolation; Phase to sinusoid amplitude conversion

Indexed keywords

CALCULATIONS; CHEBYSHEV APPROXIMATION; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; ERROR ANALYSIS; INTEGRAL EQUATIONS; INTERPOLATION; MONTE CARLO METHODS; OPTIMIZATION; POLYNOMIAL APPROXIMATION; SIGNAL TO NOISE RATIO;

CMOS DIGITAL INTEGRATED CIRCUITS; DIRECT DIGITAL FREQUENCY SYNTHESIS (DDFS); DIRECT DIGITAL SYNTHESIS (DDS); PHASE-TO-SINUSOID AMPLITUDE CONVERSION;

FREQUENCY SYNTHESIZERS;

EID: 14644403034     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.841592     Document Type: Article

References (41)

1. B. G. Goldberg, Direct Digital Frequency Synthesis Demystified. Eagle Rock. VA: LLH Technol. Pub., 1999.
2. V. F. Kroupa, Direct Digital Frequency Synthesizers. New York: IEEE Pres, 1998.
3. J. Vankka and K. Halonen, Direct Digital Synthesizers: Theory, Design, and Applications. Norwell, MA: Kluwer. 2001.
4. J. Tiemey, C. M. Rader, and B. Gold, "A digital frequency synthesizer," IEEE Trans. Audio Electroacoust., vol. AU-19, no. 3, pp. 48-57, Mar. 1971.
5. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," IEEE Trans. Ultrason. Ferroelect. Freq. Control vol. 44, no. 2, pp. 526-534, Mar. 1997.
6. H. T. Nicholas III and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-micron CMOS with -90-dBc spurious performance," IEEE J. Solid-State Circuits, vol. 26, no. 12. pp. 1959-1969, Dec. 1991.
7. F. Curticapean, K. I. Palomaki, and J. Niittylahti, "Direct digital frequency synthesizer with high memory compression ratio," Electron. Lett., vol. 37, no. 21, pp. 1275-1276, 2001.
8. F. Curticapean and J. Niittylahti, "Hardware efficient direct digital frequency synthesizer," in Proc IEEE Int. Conf. Electron., Circuits, Syst., (ICECS'O1), vol. 1, Sep. 2001, pp. 51-54.
9. H. M. Ahmed, "Efficient elementary function generation with multipliers," in Proc 9th Symp. Comp. Arith., Sep. 1989, pp. 52-59.
10. A. Madisetti, A. Y. Kwentus, and A. N. Willson, "A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," IEEE J. Solid-State Circuits, vol. 34, no. 8, pp. 1034-1043, Aug. 1999.
11. F. Curticapean, K. I. Palomaki, and J. Niittylahti, "Quadramre direct digital frequency synthesizer using angle rotation algorithm," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'03), vol. 2, May 2003, pp. 81-84.
12. J. A. McIntosh and E. E. Swartzlander, "High-speed cosine generator," in Proc. Asilomar Conf. Signals, Syst. Comp., 1994, pp. 273-277.
13. K. I. Palomaki and J. Niitylahti, "Direct digital frequency synthesizer architecture based on Chebyshev approximation," in Proc. Asilomar Conf. Signals, Syst. Comp., vol. 2, Nov. 2000, pp. 1939-1643.
14. A. G. M. Strollo, E. Napoli, and D. De Caro, "Direct digital frequency synthesizers using high-order polynomial approximation," in Proc. IEEE Int. Solid-State Circuits Conf., (ISSCC'02), vol. 1, Feb. 2002, pp. 134-135.
15. D. De Caro, E. Napoli, and A. G. M. Strollo, "Direct digital frequency synthesizers with polynomial hyper-folding technique," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 7, pp. 337-344, Jul. 2004.
16. A. M. Sodagar and G. R. Lahiji, "Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation," IEEE Trans. Circuits Syst. II, Analog. Digital Signal Process., vol. 47, no. 12, pp. 1452-1457, Dec. 2000.
17. L. Fanucci, R. Roncella, and R. Saletti, "Efficient sine evaluation architecture for direct digital frequency synthesis," in Proc. IEEE Int. Conf. Electron. Circuits Syst. (ICECS'O1), vol. 1, Sep. 2001, pp. 39-42.
18. A. M. Eltawil and B. Daneshrad, "Piecewise parabolic interpolation for direct digital frequency synthesis," in Proc. Custom Integrated Circuits Conf., 2002, pp. 401-404.
19. F. Curticapean and J. Niittylahti, "Direct digital frequency synthesizers of high spectral purity based on quadratic approximation," in Proc. IEEE Int. Conf. Electron. Circuits Syst. (ICECS'02), Sep. 2002, pp. 1095-1098.
20. K. I. Palomaki and J. Niittylahti, "Low-power, memoryless direct digital frequency synthesizer architecture," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'03), vol. 2, May 2003, pp. 77-80.
21. S. I. Liu, T. B. Yu, and H. W. Tsao, "Pipeline direct digital frequency synthesizer using decomposition method," Proc. IEE, Circuits Devices Syst., vol. 148, no. 3, pp. 141-144, 2001.
22. R. A. Freeman, "Digital sine conversion circuit for use in direct digital synthesizers," U.S. Patent 4 809 205, Feb. 28, 1989.
23. A. Bellaouar, M. S. O'Brecht, A. M. Fahim, and M. I. Elmasry, "Low-power direct digital frequency synthesis for wireless communications," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 385-390, Mar. 2000.
24. M. M. El Said and M. I. Elmasry, "An improved ROM compression technique for direct digital frequency synthesizers," in Proc. IEEE Symp. Circuits Syst. (ISCAS'02), vol. 5, May 2002, pp. 437-440.
25. A. G. M. Strollo, E. Napoli, and D. De Caro, "Direct digital frequency synthesizers using first-order polynomial chebyshev approximation," in Proc. 28th Eur. Solid-State Circuits Conf. (ESSCIRC'02), Sep. 2002, pp. 527-530.
26. A. G. M. Strollo and D. De Caro, "Direct digital frequency synthesizers exploiting piecewise-linear Chebyshev approximation," Microoelectron. J., vol. 34, pp. 1099-1106, Nov. 2003.
27. J. M. P. Langlois and D. Al Khalili, "Hardware optimized direct digital frequency synthesizer architecture with 60-dBc spectral purity," in Proc. IEEE Symp. Circuits Syst. (ISCAS'O2), vol. 5, May 2002, pp. 361-364.
28. J. M. P. Langlois and D. Al Khalili, "A new approach to the design of low-power direct digital frequency synthesizers," in Proc. IEEE Int. Freq. Control Symp., May 2002, pp. 654-661.
29. J. M. P. Langlois and D. Al Khalili, "Novel approach to the design of direct digital frequency synthesizers based on linear imerpolation," IEEE Trans. Circuits Syst. II, Analog. Digital Signal Process., vol. 50, no. 9, pp. 567-578, Sep. 2003.
30. J. M. P. Langlois and D. Al Khalili, "Piecewise continuous linear interpolation of the sine function for direct digital frequency synthesis," in Proc. 2003 IEEE Radio Freq. Integr. Circuits Symp. 2003, pp. 579-582.
31. J. Vankka, J. Lindeberg, and K. Halonen, "Direct digital synthesizer with tunable delta sigma modulator," in Proc. IEEE Symp. Circuits Syst. (ISCAS'03), vol. 1, May 2003, pp. 917-920.
32. H. T. Nicholas and H. Samueli, "An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase accumulator truncation," in Proc. 41st Annual Freq. Control Symp. May 1987, pp. 495-502.
33. A. Torosyan and A. N. Willson Jr., "Analysis of the output spectrum for direct digital frequency synthesizers inthe presence of phase truncation and finite arithmetic precision," in Proc. 21th Symp. Image Signal Process. Anal., June 2001, pp. 458-463.
34. F. Curticapean and J. Niittylahti, "Exact analysis of spurious signals in direct digital frequency synthesizers due to phase truncation," Electron. Lett, vol. 39, no. 6, pp. 499-501, 2003.
35. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals - Digital lookup tunable sinusoidal oscillators," IEEE Trans. Instrum. Measur. vol. 37, no. 3, pp. 358-362, Sep. 1988.
36. J. F. Ardekani, "M x N booth encoded multiplier generator using optimized Wallace trees," IEEE Trans. VLSI Systems, vol. 1, no. 2, pp. 120-125, Jun. 1993.
37. J. M. Jou, S. R. Kuang, and R. D. Chen, "Design of low-error fixed-width multipliers for DSP applications," IEEE Trans. Circuits Syst. II, Analog. Digital Signal Process., vol. 46, no. 6, pp. 836-842, Jun. 1999.
38. A. G. M. Strollo, N. Petra, D. De Caro, and E. Napoli, "Fixed-width multipliers with dual-tree error compensation," in Proc. 16th Eur. Confe. Circuits Theory Design (ECCTD'03), Sep. 2003.
39. A. G. M. Strollo, N. Petra, D. De Caro, and E. Napoli, "Dual-tree error compensation for high performance fixed-width multipliers," IEEE Trans. Circuits Syst. II, Exp. Briefs, to be published.
40. W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery. (2002) Numerical Recipes in C (2nd ed.) [Online]. Available: http://www.nr.com/
41. R. K. Kolagotla and W. R. Griescbach, "VLSI implementation of a 350 MHz 0.35 μm 8 bit merged squarer," Electron. Lett., vol. 34, no. 1, pp. 47-48, 1998.