Quadrature direct digital frequency synthesizers using interpolation-based angle rotation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 7, 2004, Pages 701-710

  Song, Yongchul ^a   Kim, Beomsup ^a,b  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Berkana Wireless   (United States)

Author keywords

CMOS digital integrated circuits; Digital signal processing (DSP) chips; Direct digital synthesis; Frequency synthesizers; Interpolation

Indexed keywords

ANALOG TO DIGITAL CONVERSION; APPROXIMATION THEORY; COMPUTER HARDWARE; DIGITAL COMMUNICATION SYSTEMS; DIGITAL SIGNAL PROCESSING; DIGITAL TO ANALOG CONVERSION; INTERPOLATION; MICROPROCESSOR CHIPS; SWITCHING; TRANSMITTERS;

DIRECT DIGITAL SYNTHESIS; FREQUENCY SYNTHESIS; PHASE-TO-SINE CONVERTER; SPURIOUS-FREE DYNAMIC RANGE (SFDR);

CMOS INTEGRATED CIRCUITS;

EID: 3142708594     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.830921     Document Type: Conference Paper

References (16)

1. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, 1998.
2. J. Tierney et al., "A digital frequency synthesizer," IEEE Trans. Audio Electroacoustics, vol. AE-19, pp. 48-56, Mar. 1971.
3. H. Nicholas and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-μm CMOS with -90-dBc spurious performance," IEEE J. Solid-State Circuits, vol. 26, pp. 1959-1969, Dec. 1991.
4. J. Voider, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. 8, pp. 330-334, Sept. 1959.
5. G. Gielis et al., "A 540-MHz 10-b polar to cartesian converter," IEEE J. Solid-State Circuits, vol. 26, pp. 1645-1650, Nov. 1991.
6. H. Ahmed, "Efficient elementary function generation with multipliers," in Proc. Symp. Computer Arithmetic, Sept. 1989, pp. 52-59.
7. A. Torosyan et al., "A 300 MHz quadrature direct digital synthesizer/mixer in 0.25 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, pp. 132-133.
8. H. Nicholas and H. Samueli, "An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation," in Proc. 41st Annu. Frequency Control Symp., 1987, pp. 495-502.
9. M. Flanagan and O. Zimmerman, "Spur-reduced digital sinusoid synthesis," IEEE Trans. Commun., vol. 43, pp. 2254-2262, July 1995.
10. R. Schafer and L. Rabiner, "A digital signal processing approach to interpolation," Proc. IEEE, vol. 61, pp. 692-702, June 1973.
11. C. Farrow, "A continuously variable digital delay element," in Proc. IEEE Int. Conf. Circuits Syst., vol. 3, 1988, pp. 2641-2645.
12. I. Janiszewski et al., "Numerically controlled oscillators with hybrid function generators," IEEE Trans. Ultrason., Ferroelect., Freq. Contr., vol. 49, pp. 995-1004, July 2002.
13. F. Cardells-Tormo and J. Valls-Coquillat, "Area-optimized implementation of quadrature direct digital frequency synthesizers on LUT-based FPGAs," IEEE Trans. Circuits Syst. II, vol. 50, pp. 135-138, Mar. 2003.
14. A. Madisetti et al., "A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," IEEE J. Solid-State Circuits, vol. 34, pp. 1034-1043, 1999.
15. J. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs, NJ: Prentice-Hall, 1996.
16. Y. Song and B. Kim, "A 16b quadrature direct digital frequency synthesizer using interpolative angle rotation algorithm," in Symp. VLSI Circuits Dig. Tech. Papers, June 2002, pp. 146-147.