OAL: An obstacle-aware legalization in standard cell placement with displacement minimization

Proceedings - IEEE International SOC Conference, SOCC 2009

Volumn , Issue , 2009, Pages 329-332

  Chou, Sheng ^a   Ho, Tsung Yi ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG BLOCKS; CHIP DESIGN; CRITICAL STEPS; HIGH QUALITY; I/O BUFFER; MEMORY BLOCKS; PLACEMENT TOOLS; RELATIVE ORDER; ROUTABILITY; STANDARD-CELL PLACEMENT; WIRE LENGTH;

BENCHMARKING; CONTRACTS; ELECTRIC BATTERIES; OPTIMIZATION; PROGRAMMABLE LOGIC CONTROLLERS;

AUTHENTICATION;

EID: 77949634513     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCCON.2009.5398030     Document Type: Conference Paper

References (17)

1. Ameya Agnihorti, Mehmet Can Yildiz, Ateen Khatkhate, Ajita Mathur, Satoshi Ono, and Patrick H. Madden, "Fractional cut: Improved recursive bisection placement," Proc. ICCAD, pp. 307-310,2003.
2. Ulrich Brenner and Jens Vygen, "Legalizing a placement with minimum total movement," IEEE TCAD, 23(12): 1597-1613, Dec. 2004.
3. Ulrich Brenner and Markus Struzyna, "Faster and better global placement by a new transportation algorithm," Proc. DAC, pp. 591-596, 2005.
4. Tony Chan, Jason Cong, Kento Sze, and Min Xie, "mPL6: Enhanced multilevel mixed-size placement," Proc. ISPD, pp. 212-214,2006.
5. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang, "NTUplace3: A high-quality mixed-size analytical placer considering preplaced blocks and density constraints," Proc. ICCAD, pp. 187-192,2006.
6. Konrad Doll, Frank M. Johannes, and Kurt J. Antreich, "Iterative placement improvement by network fl w methods," IEEE TCAD. 13(10):1189-1200, Oct. 1994.
7. Dwight Hill, "Method and system for high speed detailed placement of cells within integrated circuit designs," U.S. Patent 6370673, Apr. 2002.
8. Sung-Woo Hur and John Lillis, "Mongrel: Hybrid techniques for standard cell placement," Proc. ICCAD, pp. 165-170, 2000.
9. Andrew B. Kahng, Igor L. Markov, and Sherief Reda, "On legalization of row-based placements," Proc. GLS-VLSI, pp. 214-219. 2004.
10. Andrew B. Kahng and Qinke Wang, "Implementation and extensibility of an analytic placer," IEEE TCAD, 24(05):734-747, May 2005.
11. Tao Luo, Haoxing Ren, Charles J. Alpert, and David Z. Pan, "Computational geometry based placement migration," Proc. DAC, pp. 41-17, 2007.
12. Min Pan, Natarajan Viswanathan, and Chris Chu, "An efficien and effective detailed placement algorithm," Proc. ICCAD, pp. 48-55. 2005.
13. Haoxing Ren, David Z. Pan, Charles J. Alpert, and Paul Villarrubia, "Diffusion-based placement migration," Proc. DAC, pp. 515-520, 2005.
14. Jarrod A. Roy, David A. Papa, Saurabh N. Adya, Haward H. Chan, Aaron N. Ng, James F. Lu, and Igor L. Markov, "Capo: Robust and scalable open-source min-cut floorplace ," Proc. ISPD, pp. 224-226, 2005.
15. M. Sarrafzadeh and M. Wang, "NRG: Global and detailed placement," Proc. ICCAD, pp. 532-537, 1997.
16. Peter Spindler and Frank M. Johannes, "Fast and robust quadratic placement based on an accurate linear net model," Proc. ICCAD. pp. 179-186,2006.
17. Peter Spindler, Ulf Schlichtmann, and Frank M. Johannes, "Abacus: Fast legalization of standard cell circuits with minimal movement," Proc. ISPD, pp. 47-53, 2008.