Design considerations for network processor operating systems

2005 Symposium on Architectures for Networking and Communications Systems, ANCS 2005

Volumn , Issue , 2005, Pages 71-80

  Wolf, Tilman ^a   Weng, Ning ^a   Tai, Chia Hui ^a  

^a University of Massachusetts   (United States)

Author keywords

Application mapping; Application partitioning; Network processors

Indexed keywords

APPLICATION ANALYSIS; APPLICATION MAPPING; APPLICATION PARTITIONING; DESIGN CONSIDERATIONS; DESIGN TRADEOFF; NETWORK PROCESSOR; NETWORK PROCESSORS; NETWORK SYSTEMS; NETWORK TRAFFIC; ON CHIPS; OPERATING SYSTEMS; PACKET PROCESSING; PERFORMANCE IMPACT; QUANTITATIVE RESULT; REALTIME PROCESSING; RUNTIME; RUNTIME ADAPTATION; RUNTIME ENVIRONMENTS; TRAFFIC PATTERN;

CIRCUIT THEORY; COMPUTER OPERATING SYSTEMS; EMBEDDED SYSTEMS; INTERNET; MAPPING; SECURITY OF DATA;

REAL TIME SYSTEMS;

EID: 67650369547     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ANCS.2005.4675267     Document Type: Conference Paper

References (21)

1. BAKER, Z., AND PRASANNA, V. K. A methodology for synthesis of efficient intrusion detection systems on FPGAs. In Proc. of the IEEE Conference on Field-Programmable Custom Computing Machines (Napa, CA, Apr. 2004).
2. ELSON, J., AND CERPA, A. Internet content adaptation protocol (ICAP). RFC 3507, Network Working Group, Apr. 2003.
3. EZCHIP TECHNOLOGIES LTD. NP-1 10-Gigabit 7-Layer Network Processor. Yokneam, Israel, 2002. http://www.ezchip.com/html/pr-np-1.html.
4. GAVRILOVSKA, A., SCHWAN, K., NORDSTROM, O., AND SEIFU, H. Network processors as building blocks in overlay networks. In Proc. of Hot Interconnects (Stanford, CA, Aug. 2003), ACM, pp. 83-88.
5. GOGLIN, S. D., HOOPER, D., KUMAR, A., AND YAVATKAR, R. Advanced software framework, tools, and languages for the IXP family. Intel Technology Journal 7, 4 (Nov. 2004), 64-76.
6. IBM CORPORATION. IBM Power Network Processors, 2000. http://www.chips. ibm.com/products/wired/communications/networkprocessors.html.
7. INTEL CORPORATION. Intel Second Generation Network Processor, 2002. http://www.intel.com/design/network/products/npfamily/ixp2400.htm.
8. KOHLER, E., MORRIS, R., CHEN, B., JANNOTTI, J., AND KAASHOEK, M. F. The Click modular router. ACM Transactions on Computer Systems 18, 3 (Aug. 2000), 263-297.
9. KOKKU, R., RICHÉ , T., KUNZE, A., MUDIGONDA, J., JASON, J., AND VIN, H. A case for run-time adaptation in packet processing systems. In Proc. of the 2nd Workshop on Hot Topics in Networks (HOTNETS-II) (Cambridge, MA, Nov. 2003).
10. TM Fast Pattern Processor, Apr. 2000. http://www.agere.com/support/non-nda/docs/FPPProductBrief.pdf.
11. MALLOY, B. A., LLOYD, E. L., AND SOUFFA, M. L. Scheduling DAG's for asynchronous multiprocessor execution. IEEE Transactions on Parallel and Distributed Systems 5, 5 (May 1994), 498-508.
12. MEMIK, G., AND MANGIONE-SMITH, W. H. NEPAL: A framework for efficiently structuring applications for network processors. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9) (Anaheim, CA, Feb. 2003).
13. MOTWANI, R., AND RAGHAVAN, P. Randomized Algorithms. Cambridge University Press, New York, NY, 1995.
14. PLISHKER, W., RAVINDRAN, K., SHAH, N., AND KEUTZER, K. Automated task allocation for network processors. In Proc. of Network System Design Conference (Oct. 2004), pp. 235-245.
15. RAMASWAMY, R., WENG, N., AND WOLF, T. Application analysis and resource mapping for heterogeneous network processor architectures. In Proc. of Third Workshop on Network Processors and Applications (NP-3) in conjunction with Tenth International Symposium on High Performance Computer Architecture (HPCA-10) (Madrid, Spain, Feb. 2004), pp. 103-119.
16. RAMASWAMY, R., WENG, N., AND WOLF, T. Analysis of network processing workloads. In Proc. of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (Austin, TX, Mar. 2005), pp. 226-235. (Pubitemid 43804320)
17. SHAH, N., PLISHKER, W., AND KEUTZER, K. NP-Click: A programming model for the intel IXP1200. In Proc. Of Second Network Processor Workshop (NP-2) in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9) (Anaheim, CA, Feb. 2003), pp. 100-111.
18. TAYLOR, D. E., TURNER, J. S., LOCKWOOD, J. W., AND HORTA, E. L. Dynamic hardware plugins: Exploiting reconfigurable hardware for high-performance programmable routers. Computer Networks 38, 3 (Feb. 2002), 295-310. (Pubitemid 34097397)
19. TEJA TECHNOLOGIES. TejaNP Datasheet, 2003. http://www.teja.com.
20. WENG, N., AND WOLF, T. Profiling and mapping of parallel workloads on network processors. In Proc. of The 20th Annual ACM Symposium on Applied Computing (SAC) (Santa Fe, NM, Mar. 2005), pp. 890-896. (Pubitemid 43303016)
21. WOLF, T., AND FRANKLIN, M. A. CommBench - a telecommunications benchmark for network processors. In Proc. of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (Austin, TX, Apr. 2000), pp. 154-162.