Rapid early-phase virtual integration

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2009, Pages 33-44

  Mohan, Sibin ^a   Nam, Min Young ^a   Pellizoni, Rodolfo ^a   Sha, Lui ^a   Bradford, Richard ^b   Fliginger, Shana ^b  

^a University of Illinois at Urbana Champaign   (United States)

^b ROCKWELL COLLINS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADVERSE EFFECT; ANALYSIS APPROACH; ARCHITECTURAL DECISION; CASCADING EFFECTS; END-PRODUCTS; HARD REAL-TIME SYSTEMS; INHERENT COMPLEXITY; INTERACTING SYSTEM; LEVEL OF ABSTRACTION; SYSTEM ARCHITECTS; SYSTEM ARCHITECTURES; SYSTEM RESOURCES; VIRTUAL ARCHITECTURE; VIRTUAL INTEGRATION;

REAL TIME SYSTEMS;

EID: 77649318847     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2009.48     Document Type: Conference Paper

References (37)

1. PCI-SIG. http://www.pcisig.com/specifications/.
2. ARINC. Avionics application software standard interface, ARINC specification 653, 1997.
3. F. Balarin and et al. Metropolis: An integrated electronic system design environment. IEEE Computers, 36(4):45-52, 2003.
4. G. Bernat, A. Colin, and S. Petters. Wcet analysis of probabilistic hard real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2002.
5. N. T. S. Board. Systems group chairpersons exhibit pertaining to airspeed, attitude, and stall protection system (sps). http://www.ntsb.gov/ Events/2005/Pinnacle/exhibits/322636.pdf, 2005.
6. J.-Y. L. Boudec and P. Thiran. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer, 2001.
7. V. Braberman, M. Felder, and M. Marre. Testing timing behavior of real-time software. 1997.
8. L. J. Clancy. Aerodynamics. John Wiley and Sons, 1975.
9. R. S. De Oliveira, M. V. Linhares, and R. B. Borges. Timing analysis of automatically generated code by matlab/simulink. IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics, pages 4575-4580, November 2006.
10. P. Feiler, B. Lewis, and S. Vestal. The SAE Architecture Analysis & Design Language (AADL) A Standard for Engineering Performance Critical Systems. In Proceedings of the 2006 IEEE Conference on Computer Aided Control Systems Design, pages 1206-1211, Oct. 2006.
11. B. Hailpern and P. Santhanam. Software debugging, testing, and verification. IBM Systems Journal, 2002.
12. C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the timing analysis of pipelining and instruction caching. In IEEE Real-Time Systems Symposium, pages 288-297, Dec. 1995.
13. K. Hoyme and K. Driscoll. SAFEbus. IEEE Aerospace Electronic Systems Magazine, 8:34-39, March 1993.
14. G. Karsai, J. Sztipanovits, A. Ledeczi, and T. Bapty. Model-integrated development of embedded software. Proceedings of the IEEE, 91(1):145-164, 2003.
15. R. Kirner. Extending optimising compilation to support worst-case execution time analysis. Dissertation, Technische Universität Wien, 2003.
16. J. Lowy. Low-speed warning system might have helped pilots. The Buffalo News http://www.buffalonews.com/260/story/670415.html, 2009.
17. Mathworks. Real-time workshop. http://www.mathworks.com/products/rtw/.
18. Mathworks. Real-time workshop embedded coder. http://www.mathworks.com/ products/rtwembedded/.
19. Mathworks. Simulink - simulation and model-based design. http://www.mathworks.com/products/simulink/.
20. S. Mohan and F. Mueller. Hybrid timing analysis of modern processor pipelines via hardware/software interactions. In IEEE Real-Time Embedded Technology and Applications Symposium, pages 285-294, 2008.
21. S. Mohan and F. Mueller. Merging state and preserving timing anomalies in pipelines of high-end processors. In IEEE Real-Time Systems Symposium, Dec. 2008.
22. S. Mohan, F. Mueller, W. Hawkins, M. Root, C. Healy, and D. Whalley. Parascale: Expoliting parametric timing analysis for real-time schedulers and dynamic voltage scaling. In IEEE Real-Time Systems Symposium, pages 233-242, Dec. 2005.
23. S. Mohan, F. Mueller, D. Whalley, and C. Healy. Timing analysis for sensor network nodes of the atmega processor family. In IEEE Real-Time Embedded Technology and Applications Symposium, pages 405-414, Mar. 2005.
24. M.-Y. Nam, R. Pellizzoni, L. Sha, and R. M. Bradford. ASI-IST: Application Specific I/O Integration Support Tool for Real-Time Bus Architecture Designs. In Proceedings of the 14th IEEE International Conference on Engineering of Complex Computer Systems, ICECCS 2009, June 2009.
25. R. Pellizzoni, B. Bui, M. Caccamo, and L. Sha. Coscheduling of CPU and I/O transactions in COTS-based embedded systems. Real-Time Systems Symposium, 2008, pages 221-231, 30 2008-Dec. 3 2008.
26. J. Porter, G. Karsai, P. Völgyesi, H. Nine, P. Humke, G. Hemingway, R. Thibodeaux, and J. Sztipanovits. Towards model-based integration of tools and techniques for embedded control system design, verification, and implementation. Models in Software Engineering: Workshops and Symposia at MODELS 2008, Toulouse, France, September 28 - October 3, 2008. Reports and Revised Selected Papers, pages 20-34, 2009.
27. H. Ramaprasad and F. Mueller. Bounding preemption delay within data cache reference patterns for real-time tasks. In IEEE Real-Time Embedded Technology and Applications Symposium, pages 71-80, Apr. 2006.
28. A. Sangiovanni-Vincentelli. Quo vadis, SLD? reasoning about the trends and challenges of system level design. Proceedings of the IEEE, 95(3):467-506, 2007.
29. E. Senn, J. Laurent, and J. Diguet. Multi-level power consumption modelling in the aadl design flow for dsp, gpp, and fpga. In International Workshop on Model Based Architecting and Construction of Embedded Systems (ACESMB 2008, in conjunction with MODELS 2008), 2008.
30. L. Sha. Real-time virtual machines for avionics software porting and development. In RTCSA, pages 123-135, 2003.
31. Software Engineering Institute. SEI open source AADL tool environment (OSATE). http://www.aadl.info/aadlinfosite/OpenSourceAADLToolEnvironment.html.
32. O. Sokolsky, I. Lee, and D. Clarke. Process-algebraic interpretation of aadl models. In Ada-Europe, pages 222-236, 2009.
33. J. Wegener and F. Mueller. A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Systems, 21(3):241-268, Nov. 2001.
34. R. White. Bounding Worst-Case Data Cache Performance. PhD thesis, Dept. of Computer Science, Florida State University, Apr. 1997.
35. J. Whitham. Real-time Processor Architectures for Worst Case Execution Time Reduction. PhD thesis, University of York, May 2008.
36. R.Wilhelm and et al. The worst-case execution time problem - overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems, 7(3):1-53, Apr. 2008.
37. D. S. Wilner and G. A. Bever. An automated stall-speed warning system. Nasa technical memorandum, NASA, 1984.