-
1
-
-
63549101570
-
Transparent indium gallium zinc oxide transistor based floating gate memory with platinum nanoparticles in the gate dielectric
-
Mar.
-
A. Suresh, S. Novak, P. Wellenius, V. Misra, and J. Muth, "Transparent indium gallium zinc oxide transistor based floating gate memory with platinum nanoparticles in the gate dielectric," Appl. Phys. Lett., vol.94, no.12, p. 123 501, Mar. 2009.
-
(2009)
Appl. Phys. Lett.
, vol.94
, Issue.12
, pp. 123-501
-
-
Suresh, A.1
Novak, S.2
Wellenius, P.3
Misra, V.4
Muth, J.5
-
2
-
-
49249092522
-
Program/erase characteristics of amorphous gallium indium zinc oxide nonvolatile memory
-
Aug.
-
H. Yin, S. Kim, H. Lim, Y. Min, C. J. Kim, I. Song, J. Park, S. W. Kim, A. Tikhonovsky, J. Hyun, and Y. Park, "Program/erase characteristics of amorphous gallium indium zinc oxide nonvolatile memory," IEEE Trans. Electron Devices, vol.55, no.8, pp. 2071-2077, Aug. 2008.
-
(2008)
IEEE Trans. Electron Devices
, vol.55
, Issue.8
, pp. 2071-2077
-
-
Yin, H.1
Kim, S.2
Lim, H.3
Min, Y.4
Kim, C.J.5
Song, I.6
Park, J.7
Kim, S.W.8
Tikhonovsky, A.9
Hyun, J.10
Park, Y.11
-
3
-
-
33745134383
-
th and good retention
-
th and good retention," in VLSI Symp. Tech. Dig., 2005, pp. 210-211.
-
(2005)
VLSI Symp. Tech. Dig.
, pp. 210-211
-
-
Lai, C.H.1
Chin, A.2
Chiang, K.C.3
Yoo, W.J.4
Cheng, C.F.5
McAlister, S.P.6
Chi, C.C.7
Wu, P.8
-
4
-
-
33847702105
-
3/TaN memory with good retention
-
1609294, IEEE International Electron Devices Meeting, 2005 IEDM - Technical Digest
-
3/TaN memory with good retention," in IEDM Tech. Dig., 2005, pp. 158-161. (Pubitemid 46370815)
-
(2005)
Technical Digest - International Electron Devices Meeting, IEDM
, vol.2005
, pp. 158-161
-
-
Chin, A.1
Laio, C.C.2
Chen, C.3
Chiang, K.C.4
Yu, D.S.5
Yoo, W.J.6
Samudra, G.S.7
Wang, T.8
Hsieh, I.J.9
McAlister, S.P.10
Chi, C.C.11
-
5
-
-
41149145759
-
2/HfON/HfAlO/TaN memory with fast speed and good retention
-
2/HfON/HfAlO/TaN memory with fast speed and good retention," in VLSI Symp. Tech. Dig., 2006, pp. 44-45.
-
(2006)
VLSI Symp. Tech. Dig.
, pp. 44-45
-
-
Lai, C.H.1
Chin, A.2
Kao, H.L.3
Chen, K.M.4
Hong, M.5
Kwo, J.6
Chi, C.C.7
-
7
-
-
57649131668
-
A flexible organic pentacene nonvolatile memory based on high-κ dielectric layers
-
Dec.
-
M. F. Chang, P. T. Lee, S. P. McAlister, and A. Chin, "A flexible organic pentacene nonvolatile memory based on high-κ dielectric layers," Appl. Phys. Lett., vol.93, no.23, p. 233 302, Dec. 2008.
-
(2008)
Appl. Phys. Lett.
, vol.93
, Issue.23
, pp. 233-302
-
-
Chang, M.F.1
Lee, P.T.2
McAlister, S.P.3
Chin, A.4
-
8
-
-
40749147709
-
Low sub-threshold swing HfLaO/pentacene organic thin film transistors
-
Mar.
-
M. F. Chang, P. T. Lee, S. P. McAlister, and A. Chin, "Low sub-threshold swing HfLaO/pentacene organic thin film transistors," IEEE Electron Device Lett., vol.29, no.3, pp. 215-218, Mar. 2008.
-
(2008)
IEEE Electron Device Lett.
, vol.29
, Issue.3
, pp. 215-218
-
-
Chang, M.F.1
Lee, P.T.2
McAlister, S.P.3
Chin, A.4
-
9
-
-
64549161056
-
High performance oxide thin film transistor with double active layers
-
S. I. Kim, C. J. Kim, J. C. Park, I. Song, S. W. Kim, H. Yin, E. Lee, J. C. Lee, and Y. Park, "High performance oxide thin film transistor with double active layers," in IEDM Tech. Dig., 2008, pp. 73-76.
-
(2008)
IEDM Tech. Dig.
, pp. 73-76
-
-
Kim, S.I.1
Kim, C.J.2
Park, J.C.3
Song, I.4
Kim, S.W.5
Yin, H.6
Lee, E.7
Lee, J.C.8
Park, Y.9
-
10
-
-
36648998773
-
Improved high-temperature leakage in high density MIM capacitors by using a TiLaO dielectric and an Ir electrode
-
Dec.
-
C. H. Cheng, H. C. Pan, C. N. Hsiao, C. P. Chou, S. P. McAlister, and A. Chin, "Improved high-temperature leakage in high density MIM capacitors by using a TiLaO dielectric and an Ir electrode," IEEE Electron Device Lett., vol.28, no.12, pp. 1095-1097, Dec. 2007.
-
(2007)
IEEE Electron Device Lett.
, vol.28
, Issue.12
, pp. 1095-1097
-
-
Cheng, C.H.1
Pan, H.C.2
Hsiao, C.N.3
Chou, C.P.4
McAlister, S.P.5
Chin, A.6
-
11
-
-
41149132301
-
3/TaN capacitors for analog and RF applications
-
3/TaN capacitors for analog and RF applications," in VLSI Symp. Tech. Dig., 2006, pp. 102-103.
-
(2006)
VLSI Symp. Tech. Dig.
, pp. 102-103
-
-
Chiang, K.C.1
Huang, C.C.2
Chin, A.3
Chen, W.J.4
Kao, H.L.5
Hong, M.6
Kwo, J.7
-
12
-
-
46649088331
-
Improving the retention and endurance characteristics of charge-trapping memory by using double quantum barriers
-
Jul.
-
S. H. Lin, H. J. Yang, W. B. Chen, F. S. Yeh, S. P. McAlister, and A. Chin, "Improving the retention and endurance characteristics of charge-trapping memory by using double quantum barriers," IEEE Trans. Electron Device, vol.55, no.7, pp. 1708-1713, Jul. 2008.
-
(2008)
IEEE Trans. Electron Device
, vol.55
, Issue.7
, pp. 1708-1713
-
-
Lin, S.H.1
Yang, H.J.2
Chen, W.B.3
Yeh, F.S.4
McAlister, S.P.5
Chin, A.6
|