A 6bit, 7mW, 250fJ, 700MS/s subranging ADC

Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

Volumn , Issue , 2009, Pages 141-144

  Asada, Yusuke ^a   Yoshihara, Kei ^a   Urano, Tatsuya ^a   Miyahara, Masaya ^a   Matsuzawa, Akira ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

90NM CMOS; INPUT FREQUENCY; LOW POWER; NYQUIST; WEIGHTED INTERPOLATION;

CMOS INTEGRATED CIRCUITS;

MULTICARRIER MODULATION;

EID: 76249121480     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2009.5357198     Document Type: Conference Paper

References (13)

1. C-Y. Chen, M. Le, and K-Y. Kim, "A Low Power 6-bit Flash ADC with Reference Voltage and Common-Mode Calibration," in Dig. Symp. VLSI Circuits, pp.12-13, June, 2008.
2. B-W. Chen, S-K. Hsien, C-S. Chiang, and. K-C. Juang, "A 6-Bit, 1.2-GS/s ADC with Wideband THA in 0.13-um CMOS," in Proc. IEEE A-SSCC, pp. 381-384, Nov. 2008.
3. F. C. Hsieh and T. C. Lee, "A 6-bit Pipelined Analog-to Digital Converter with Current-Switching Open-Loop Residue Amplification," in Proc. IEEE A-SSCC, pp. 61-64, Nov. 2008.
4. Z. Cao, S. Yan, and Y. Li, "A 32mW 1.25GS/S 6b 2b-step SAR. ADC in 0.13um CMOS," in ISSCC Dig. Tech. papers, pp. 542-543, Feb. 2008.
5. P. Schvan, et al., "A 24GS/S 6b ADC in 90nm CMOS," in ISSCC, Dig. of Tech. Papers, pp.544-545, Feb. 2008.
6. Y. C. Lien and J. Lee, "A 6-b 1-GS/s 30-mW ADC in 90-nm CMOS Technology," in Proc. IEEE A-SSCC, pp. 45-48, Nov. 2008.
7. B. Verbruggen, et al. , "A 2.2:mW 5b 1.75GS/S Folding Flash ADC in 90nm Digital. CMOS," in ISSCC Dig. Tech. papers, pp. 252-253, Feb. 2008.
8. Z. Cao and S. Yan, "A 52mW 10b 210MS/8 Two-Step ADC for Digital-IF Receivers in 0.13um CMOS," in Dig. of CICC, pp. 309-312, Sep. 2008.
9. A. Matsuzawa, et al., "A 10b 30MHz Two-Step parallel BiCMOS ADC with internal S/H," in ISSCC Dig. Tech. papers, pp. 162-163, Feb. 1990.
10. K. Ohhata, et al., "A 770-MHz, 70mW, 8-bit Subranging ADC using Reference Voltage Precharging Architecture," in Proc. IEEE A-SSCC, pp. 41-44, Nov. 2008.
11. M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low-Noise Self Calibrating Dynamic Comparator for High-Speed ADCs," in Proc. IEEE A-SSCC, pp. 269-272, Nov. 2008.
12. 2," in ISSCC Dig. Tech. papers, pp. 170-171, Feb. 2002.
13. V. Giannini, et al., "An 820μW 9b 40MS/S Noise Tolerant DynamicSAR ADC in 90nm Digital CMOS," in IEEE ISSCC 2008, Dig. of Tech. Papers, pp.238-239, Feb. 2008.