A self-disabled sensing technique for content-addressable memories

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 57, Issue 1, 2010, Pages 31-35

  Wang, Chua Chin ^a   Hsu, Chia Hao ^a   Huang, Chi Chun ^a   Wu, Jun Han ^a  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

Author keywords

Content addressable memories (CAMs); Match line sense amplifier (MLSA); NAND type CAM cell; Self disabled

Indexed keywords

CELLS; CYTOLOGY; DIFFERENTIAL AMPLIFIERS; ENERGY UTILIZATION; FUNCTIONS;

CHARGE CURRENT; COMPARISON FUNCTIONS; NAND-TYPE CAM; READ-OUT CIRCUIT; SELF-DISABLED; SENSE AMPLIFIER; SENSING TECHNIQUES; SINGLE-ENDED;

ASSOCIATIVE STORAGE;

EID: 76149100206     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2009.2037995     Document Type: Article

References (13)

1. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey," IEEE J. Solid-State Circuits, vol.41, no.3, pp. 712-727, Mar. 2006.
2. T. Oliver, L. Y. Yeow, and B. Schmidt, "High performance database searching with HMMer on FPGAs," in Proc. IEEE Int. Parallel Distrib. Process. Symp., Mar. 2007, pp. 1-7.
3. I. R. Draganov, A. A. Popova, and L. L. Ivanov, "Multilingual names database searching enhancement," in Proc. IEEE Int. Symp. Signal Process. Inf. Technol., Dec. 2008, pp. 474-479.
4. M. El Baraji, V. Javerliac, and G. Prenat, "Towards an ultra-low power, high density and non-volatile ternary CAM," in Proc. 9th Annu. Non-Volatile Memory Technol. Symp., Dec. 2008, pp. 1-7.
5. H. Miyatake, M. Tanaka, and Y. Mori, "A design for high-speed lowpower CMOS fully parallel content-addressable memory macros," IEEE J. Solid-State Circuits, vol.36, no.5, pp. 956-968, Dec. 2001.
6. C.-S. Lin, J.-C. Chang, and B.-D. Liu, "A low power precomputationbased fully parallel content-addressable memory," IEEE J. Solid-State Circuits, vol.38, no.4, pp. 654-662, Apr. 2003.
7. I. Arsovski and A. Sheikholeslami, "A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories," IEEE J. Solid-State Circuits, vol.38, no.11, pp. 1958-1966, Nov. 2003.
8. B. D. Yang and L. S. Kim, "A low-power CAM using pulsed NAND-NOR match-line and charge-recycling search-line driver," IEEE J. Solid-State Circuits, vol.40, no.8, pp. 736-1744, Aug. 2005.
9. T. H. Kim, J. Liu, J. Keane, and C. H. Kim, "A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing," IEEE J. Solid-State Circuits, vol.43, no.2, pp. 518-529, Feb. 2008.
10. K.-H. Cheng, C.-H. Wei, and S.-Y. Jiang, "Static divided word matching line for low-power content addressable memory design," in Proc. IEEE Int. Symp. Circuits Syst., May 2004, vol.2, pp. 629-632.
11. S. J. Ruan, C. Y. Wu, and J. Y. Hsieh, "Low power design of precomputation-based content-addressable memory," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.16, no.3, pp. 331-335, Mar. 2008.
12. X. Yang, S. Sezer, J. McCanny, and D. Burns, "A versatile content addressable memory architecture," in Proc. IEEE Int. SOC Conf.,Mar. 2007, pp. 215-218.
13. X. Yang, S. Sezer, J. McCanny, and D. Burns, "Novel content addressable memory architecture for adaptive systems," in Proc. 2nd NASA/ESA Conf. Adapt. Hardw. Syst., Aug. 2007, pp. 633-640.