A low-power CAM using pulsed NAND-NOR match-line and charge-recycling search-line driver

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 8, 2005, Pages 1736-1744

  Yang, Byung Do ^a   Kim, Lee Sup ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

CAM; Charge recycling; Low power; Match line (ML); Search line (SL)

Indexed keywords

CMOS INTEGRATED CIRCUITS; DATABASE SYSTEMS; ELECTRIC CHARGE; ELECTRIC POTENTIAL; ENERGY UTILIZATION; FABRICATION; STORAGE ALLOCATION (COMPUTER); TRANSISTORS;

CHARGE RECYCLING; CONTENT-ADDRESSABLE MEMORY (CAM); LOW POWER; MATCH-LINE; SEARCH-LINE (SL);

MICROPROCESSOR CHIPS;

EID: 23744465803     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.852028     Document Type: Article

References (9)

1. F. Shafai et al., "Fully parallel 30-MHz 2.5-Mb CAM," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp. 1690-1998, Nov. 1998.
2. P. Lin et al., "A 1-V 128-kb four-set-associative CMOS cache memory using wordline-oriented tag compare (WLOTC) structure with content-addressable memory (CAM) 10-transistor tag cell," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 666-676, Apr. 2001.
3. Y. L. Hsiao et al., "Power modeling and low-power design of content-addressable memories," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, 2001, pp. 926-929.
4. H. Miyatake et al., "A design for high-speed low-power CMOS fully parallel content-addressable memory macros," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 956-968, Jun. 2001.
5. C.-S. Lin et al., "A low power precomputation-based fully parallel content-addressable memory," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 654-662, Apr. 2003.
6. I. Arsovski et al., "A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1958-1966, Nov. 2003.
7. S. Choi et al., "A 0.7 fJ/bit/search, 2.2 ns search time hybrid type TCAM architecture," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 498-499.
8. I. Arsovski et al., "A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
9. K. Pagiamtzis et al., "A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1512-1519, Sep. 2004.