Benchmarking reconfigurable architectures in the mobile domain

Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009

Volumn , Issue , 2009, Pages 131-138

  Jamieson, P ^a   Becker, T ^a   Luk, W ^a   Cheung, P Y K ^a   Rissa, T ^b   Pitkanen T ^c  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

^b MICROSOFT   (United States)

^c TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK SUITES; FPGA FABRIC; MOBILE COMPUTING DOMAIN; MOBILE DOMAINS; POWER CONSUMPTION; RECONFIGURABLE ARCHITECTURE; RECONFIGURABLE TECHNOLOGIES;

COMPUTERS; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MOBILE COMPUTING;

BENCHMARKING;

EID: 74349099132     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2009.13     Document Type: Conference Paper

References (21)

1. Actel. Igloo Handbook, Jan 2008.
2. Altera. Cyclone II Device Handbook, 2007.
3. J. Anderson and F. Najm. Power estimation techniques for FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(10):1015-1027, October 2004.
4. T. Becker, P. Jamieson, W. Luk, P. Cheung, and T. Rissa. Towards Benchmarking Energy Efficiency of Reconfigurable Architectures. In FPL, pages 691-694, 2008.
5. T. Becker, P. Jamieson, W. Luk, P. Cheung, and T. Rissa. Power characterisation for the fabric in fine-grain reconfigurable architectures. In SPL, pages 691-696, 2009.
6. V. Betz and J. Rose. Directional Bias and Non-Uniformity in FPGA Global Routing Architectures. In 14th IEEE/ACM Int'l Conference on CAD, pages 652-659, 1996.
7. W. Burleson, R. Tessier, D. Goeckel, S. Swaminathan, P. Jain, J. Euh, S. Venkatraman, and V. Thyagarajan. Dynamically parameterized algorithms and architectures to exploit signal variations for improved performance and reduced power. In International Conference on Acoustics, Speech, and Signal Processing, 2001.
8. A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M. Irwin, and T. Tuan. A dual-Vdd low power FPGA architecture. In FPL, pages 145-157, 2004.
9. J. Gustafson, D. Rover, S. Elbert, and M. Carter. The design of a scalable, fixed-time computer benchmark. J. Parallel Distrib. Comput., 12(4):388-401, 1991.
10. P. Havinga, L. Smit, G. Smit, M. Bos, and P. Heysters. Energy management for dynamically reconfigurable heterogeneous mobile systems. In IPDPS, pages 840-852, 2001.
11. J. Liang, R. Tessier, and D. Goeckel. A dynamically-reconfigurable, power-efficient turbo decoder. In FCCM, pages 91-100, Washington, DC, USA, 2004.
12. National Instruments. NI PXI-4130 - 20V 2A Source Measure Unit, 2008.
13. J. Noguera and I. Kennedy. Power reduction in network equipment through adaptive partial reconfiguration. In FPL, pages 240-245, 2007.
14. C. Plessl, R. Enzler, H. Walder, J. Beutel, M. Platzner, L. Thiele, and G. Trster. The case for reconfigurable hardware in wearable computing. Personal and Ubiquitous Computing, 7(5):299-308, 2003.
15. K. Poon, A. Yan, and S. Wilton. A Flexible Power Model for FPGAs. In FPL, pages 312-321, 2002.
16. L. Shang, A. S. Kaviani, and K. Bathala. Dynamic power consumption in Virtex-II FPGA family. In FPGA, pages 157-164, 2002.
17. SiliconBlue. iCE DiCE: iCE65L04 Ultra Low-Power FPGA Known Good Die, Sep 2008.
18. K. O. Tinmaung, D. Howland, and R. Tessier. Power-aware FPGA logic synthesis using binary decision diagrams. In FPGA, pages 148-155, 2007.
19. T. Tuan, S. Kao, A. Rahman, S. Das, and S. Trimberger. A 90nm low-power FPGA for battery-powered applications. In FPGA, pages 3-11, 2006.
20. Xilinx. Virtex-II Pro Platform FPGAs: Functional Description, Oct 2003.
21. S. Yang. Logic Synthesis and Optimization Benchmarks, Version 3.0. 1991.