Power estimation techniques for FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 10, 2004, Pages 1015-1027

  Anderson, Jason H ^a   Najm, Farid N ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Capacitance; Estimation; Field programmable gate arrays (FPGAs); Modeling; Power; Switching activity

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; LARGE SCALE SYSTEMS; SWITCHING;

INTERCONNECT CAPACITANCE; POWER CONSUMPTION; POWER ESTIMATION;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 6344238665     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.831478     Document Type: Conference Paper

References (27)

1. V. George and J. Rabaey, Low-Energy FPGAs: Architecture and Design. Norwell, MA: Kluwer, 2001.
2. L. Stok and J. Cohn, "There is life left in ASICs," in Proc. IEEE Int. Symp. Physical Design, 2003, pp. 48-50.
3. L. Shang, A. Kaviani, and K. Bathala, "Dynamic power consumption in the Virtex-II FPGA family," in Proc. ACM Int. Symp. Field-Programmable Gate-Arrays, 2002, pp. 157-164.
4. K. Poon, A. Yan, and S. Wilton, "A flexible power model for FPGAs," in Proc. Int. Conf. Field-Programmable Logic and Applications, 2002, pp. 312-321.
5. F. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Trans. VLSI Syst., vol. 2, pp. 446-455, Dec. 1994.
6. H. Soeleman, K. Roy, and T.-L. Chou, "Estimating circuit activity in combinational CMOS digital circuits," IEEE Des. Test Comput., pp. 112-119, Apr.-June 2000.
7. A. Shen, A. Ghosh, S. Devadas, and K. Keutzer, "On average power dissipation and random pattern testability of CMOS combinational logic networks," in Proc. IEEE Int. Conf. Computer-Aided Design, 1992, pp. 402-407.
8. H. Li, W.-K. Mak, and S. Katkoori, "LUT-based FPGA technology mapping for power minimization with optimal depth," in Proc. IEEE Computer Society Workshop VLSI, 2001, pp. 123-128.
9. A. Farrahi and M. Sarrafzadeh, "FPGA technology mapping for power minimization," in Proc. Int. Workshop Field-Programmable Logic and Applications, 1994, pp. 167-174.
10. Virtex II PRO FPGA Data Sheet, Xilinx Inc., San Jose, CA, 2003.
11. J. Anderson and F. Najm, "Switching activity analysis and pre-layout activity prediction for FPGAs," in Proc. IEEE Int. Workshop System-Level Interconnect Prediction, 2003, pp. 15-21.
12. _, "Interconnect capacitance estimation for FPGAs," in Proc. IEEE Asia South Pacific Design Automation Conf., Yokohama, Japan, 2004, pp. 713-718.
13. Stratix FPGA Device Handbook, Altera Corp., San Jose, CA, 2003.
14. (2003) The R Project for Statistical Computing. [Online] Available: http://www.r-project.org
15. J. Cong and Y. Ding, "Flowmap: an optimal technology mapping algorithm for delay optimization in look-up-table based FPGA designs," IEEE Trans. Computer-Aided Design, vol. 13, pp. 1-12, Jan. 1994.
16. R. Francis, J. Rose, and Z. Vranesic, "Technology mapping for lookup table-based FPGAs for performance," in Proc. IEEE Int. Conf. Computer-Aided Design, 1991, pp. 568-571.
17. F. Najm, "Transition density: a new measure of activity in digital circuits," IEEE Trans. Computer-Aided Design, vol. 12, pp. 310-323, Feb. 1993.
18. G. Yeap, Practical Low Power Digital VLSI Design. Norwell, MA: Kluwer, 1998.
19. K. Roy, "Power-dissipation driven FPGA place and route under timing constraints," IEEE Trans. Circuits Syst., vol. 46, pp. 634-637, May 1999.
20. B. Kumthekar and F. Somenzi, "Power and delay reduction via simultaneous logic and placement optimization in FPGAs," in Proc. IEEE Design, Automation Test Eur. Conf., 2000, pp. 202-207.
21. A. Marquardt, V. Betz, and J. Rose, "Timing-driven placement for FPGAs," in Proc. ACM Int. Symp. Field-Programmable Gate Arrays, 2000, pp. 203-213.
22. T. Karnik and S.-M. Kang, "An empirical model for accurate estimation of routing delay in EPGAs," in Proc. IEEE Int. Conf. Computer-Aided Design, 1995, pp. 328-331.
23. P. Maidee, C. Ababei, and K. Bazargan, "Fast timing-driven partitioning-based placement for island style FPGAs," in Proc. IEEE Design Automation Conf., 2003, pp. 598-603.
24. M. Hutton, K. Adibsamii, and A. Leaver, "Adaptive delay estimation for partitioning-driven PLD placement," IEEE Trans. VLSI Syst., vol. 11, pp. 60-63, Feb. 2003.
25. S. Bodapati and F. Najm, "Pre-layout estimation of individual wire lengths," in Proc. ACM Int. Workshop System-Level Interconnect Prediction, 2000, pp. 91-96.
26. (2003) Xilinx Power Tools. [Online], Available: http://www.xilinx.com/ ise/power_tools
27. J. Lou, S. Thakur, S. Krishnamoorthy, and H. S. Sheng, "Estimating routing congestion using probabilistic analysis," IEEE Trans. Computer-Aided Design, vol. 21, pp. 32-41, Jan. 2002.