Towards benchmarking energy efficiency of reconfigurable architectures

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 691-694

  Becker, Tobias ^a   Jamieson, Peter ^a   Luk, Wayne ^a   Cheung, Peter Y K ^a   Rissa, Tero ^b  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

^b MICROSOFT   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCH MARKS; BENCHMARK SUITES; COMPUTATION SYSTEMS; ENERGY CONSUMPTIONS; ENERGY RESEARCHES; EXISTING ENERGIES; HOUSE DESIGNS; MCNC BENCHMARKS; OPTIMISATIONS; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE TECHNOLOGIES;

ENERGY EFFICIENCY;

BENCHMARKING;

EID: 54949083533     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2008.4630041     Document Type: Conference Paper

References (20)

1. Embedded Microprocessor Benchmark Consortium (EEMBC). http: //www. eembc.org.
2. http://www-cad.eecs.berkeley.edu/Respep/Research/vis/texas-97/, 1997.
3. http://www.engr.scu.edu/mourad/benchmark/RTL-Bench.html, 1998.
4. SPEC MPI2007. http://www.spec.org/mpi2007/, 2007.
5. SPECpower_ssj2008. http ://www.spec.org/power_ ssj2008/, 2007.
6. BDTI Communications Benchmark. http ://www. bdti.com/products/ services_comm_benchmark.html, 2008.
7. BDTI Video Encoder and Decoder Benchmarks. http://www.bdti.com/products/ services_ video_benchmark.html, 2008.
8. J. Anderson and F. Najm. Power estimation techniques for FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI)Systems, 12(10): 1015-1027, October 2004.
9. J. Babb, M. Frank, E. Waingold, R. Barua, M. Taylor, J. Kim, S. Devabhaktuni, and A. Agarwal. The RAW Benchmark Suite: Computation Structures for General Purpose Computing. In IEEE Symposium on FPGAs for Custom Computing Machines, pages 134-143, 1997.
10. V. Betz and J. Rose. Directional Bias and Non-Uniformity in FPGA Global Routing Architectures. In 14th IEEE/ACM Int'l Conference on CAD, pages 652-659, 1996.
11. A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M. Irwin, and T. Tuan. A dual - Vdd low power FPGA architecture. In Field Programmable Logic and Application, pages 145-157, 2004.
12. V. George, H. Zhang, and I. Rabaey. The design of a low energy FPGA. In ISLPED '99: Proceedings of the 1999 international symposium on Low power electronics and design, pages 188-193, 1999.
13. J. L. Henning. SPEC CPU2006 Benchmark Descriptions. ACM SIGARCH Computer Architecture News, 34(4):118-121, September 2007.
14. T. Makimoto and Y. Sakai. Evolution of low power electronics and its future applications. In International symposium on Low power electronics and design, pages 2-5, 2003.
15. K. Poon, A. Yan, and S. Wilton. A Flexible Power Model for FPGAs. In Field-Programmable Logic and Applications, pages 312-321, 2002.
16. Programmable Electronics Performance Corporation. PLD Benchmark Suite#l, V1.2. 504 Nino Ave. Los Gatos, CA 95032, 1993.
17. L. Shang, A. S. Kaviani, and K. Bathala. Dynamic power consumption in Virtex™-II FPGA family. In FPGA '02: Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, pages 157-164, 2002.
18. K. O. Tinmaung, D. Howland, and R. Tessier. Power-aware FPGA logic synthesis using binary decision diagrams. In FPGA '07: Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, pages 148-155, 2007.
19. Xilinx. Virtex-H Pro Platform FPGAs: Functional Description, Oct2003.
20. S. Yang. Logic Synthesis and Optimization Benchmarks, Version 3.0. Tech. Report. Microelectronics Centre of North Carolina. P.O. Box 12889, Research Triangle Park, NC 27709 USA, 1991.