Power reduction in network equipment through adaptive partial reconfiguration

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 240-245

  Noguera, Juanjo ^a   Kennedy, Irwin O ^b  

^a XILINX INC   (United States)

^b NOKIA RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECODING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LAWS AND LEGISLATION; VITERBI ALGORITHM;

CASE STUDIES; ELECTRICITY BILLS; ENVIRONMENTAL CHANGES; ENVIRONMENTAL CONCERNS; FPGA CORES; NETWORK EQUIPMENTS; NETWORK INDUSTRIES; NETWORK INFRASTRUCTURES; NEW APPROACHES; PARTIAL RECONFIGURATIONS; POWER CONSUMPTIONS; POWER REDUCTIONS; REGULATORY PRESSURES; SYSTEMS ENVIRONMENTS; TIME VARYING; VITERBI DECODERS;

ELECTRIC POWER UTILIZATION;

EID: 48149091080     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380654     Document Type: Conference Paper

References (7)

1. Becker, J., Hübner, M., Ullmann, M., "Power Estimation and Power Mesurement of Xilinx Virtex FPGAs: Trade-offs and Limitations", SBCCI 03
2. Lopez-Buedo S., Garrido J., Boemo E., "Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems", IEEE Transactions on Components and Packaging Technologies, Vol. 25, Issue 4, Dec. 2002
3. Lysaght, P. et al "Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration on Xilinx FPGAs". In Proceedings of FPL'06.
4. Shang, L., Kaviani, A. S., Bathala, K. "Dynamic power consumption in Virtex™-II FPGA family". In Proceedings of International Symposium on FPGAs. February 2002.
5. Tessier, R. et al. "A reconfigurable, power-efficient adaptive Viterbi decoder" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 13, Issue 4, April 2005.
6. Tuan, T. et al. "A 90nm Low-Power FPGA for Battery-Powered Applications", In proceedings of International Symposium on FPGAs, February 2006
7. Wilton, S. et al., "The Impact of Pipelining on Energy per Operation in FPGAs". In Proceedings of FPL'04.