Diastolic arrays: Throughput-driven reconfigurable computing

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 457-464

  Cho, Myong Hyon ^a   Cheng, Chih Chi ^b   Kinsy, Michel ^a   Suh, G Edward ^c   Devadas, Srinivas ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^c Department of Obstetrics Gynecology

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE THROUGHPUTS; BUFFER SPACES; COMMUNICATING FINITE STATE MACHINES; EFFICIENT SYNTHESES; H.264 DECODING; HARDWARE SUPPORTS; PROCESSING ELEMENTS; RECONFIGURABLE COMPUTING;

COMPUTER AIDED DESIGN; DATA TRANSFER; DECODING;

DATA VISUALIZATION;

EID: 57849086430     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681615     Document Type: Conference Paper

References (19)

1. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Trans. Computers, vol. 36, no. 1, pp. 24-35, 1987.
2. W. Thies, M. Karczmarek, and S. Amarasinghe, "Streamlt: A Language for Streaming Applications." in International Conference on Compiler Construction, 2002.
3. M. I. Gordon, W. Thies, and S. Amarasinghe, "Exploiting Coarse-Grained Task, Data, Pipeline Parallelism in Stream Programs," in International Conference on Architectural Support for Programming Languages and Operating Systems. 2006.
4. B. W. Kernighan and S. Lin. "An efficient heuristic procedure for partitioning graphs." Bell System Technical Journal, vol. 49, pp. 291-307, February 1970.
5. T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, Introduction to Algorithms. MIT Press/McGraw-Hill, 2001.
6. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003.
7. K. Fleming, C.-C. Lin, N. Dave, Arvind, G. Raghavan, and J. Hicks, "H.264 Decoding: A Case Study in Late Design-Cycle Changes," in Proceedings of the Sixth MEMOCODE Conference, 2008.
8. M. Pellauer, M. Vijayaraghavan, M. Adler, J. Emer, and Arvind, "Quick Performance Models Quickly: Timing-Directed Simulation on FPGAs," in International Symposium on Performance Analysis of Systems and Software (ISPASS 2008), April 2008.
9. M. H. Cho, "Diastolic Arrays: Throughput-Driven Reconfigurable Computing," Master's thesis, Massachusetts Institute of Technology, May 2008. [Online]. Available: http://csg.csail.mit.edu/pubs/memos/Memo-504/memo504. pdf
10. H. T. Kung, "Why Systolic Architectures?" in Computer Magazine, January 1982.
11. W. Dally, "Virtual-channel flow control," IEEE Transactions on Parallel and Distributed Systems, vol. 03, no. 2, pp. 194-205, 1992.
12. T. Gross and D. R. O'Hallaron, iWarp: anatomy of a parallel computing system. Cambridge, MA, USA: MIT Press, 1998.
13. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal, "Baring it all to software: Raw machines," in IEEE Computer. September 1997, pp. 86-93.
14. David Wentzlaff et al, "On-Chip Interconnection Architecture of the Tile Processor," IEEE Micro, vol. 27, no. 5, pp. 15-31, Sept/Oct 2007.
15. K. Sankaralingam, R. Nagarajan, H. Liu, J. Huh, C. K. Kim, D. Burger, S. W. Keckler, and C. R. Moore, "Exploiting ILP, TLP, and DLP using polymorphism in the TRIPS architecture," in International Symposium on Computer Architecture (ISCA), June 2003, pp. 422-433.
16. Z. Yu, "High performance and energy efficient multi-core systems for DSP applications," Ph.D. dissertation, U. C. Davis, 2007.
17. M. Butts, "Synchronization through Communication in a Massively Parallel Processor Array," IEEE Micro, vol. 27, no. 5, pp. 32-40, Sept/Oct 2007.
18. M. Butts, A. M. Jones, and P. Wasson, "A structural object programming model, architecture, chip and tools for reconfigurable computing," in FCCM '07: Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2007, pp. 55-64.
19. S. Murali, D. Atienz, L. Benini, and G. D. Micheli, "A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Gaurantees," VLSI Design, vol. 2007, 2007.