Exploiting DMA to enable non-blocking execution in decoupled threaded architecture

IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium

Volumn , Issue , 2009, Pages

  Giorgi, Roberto ^a   Popovic, Zdravko ^a   Puzovic, Nikola ^a  

^a UNIVERSITY OF SIENA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BRANCH PREDICTORS; DATA PATTERNS; DISTRIBUTED HARDWARE; EXECUTION TIME; FRAME MEMORY; GLOBAL DATA; LOCAL VARIABLES; NON-BLOCKING; PREFETCHES; PREFETCHING; SYNCHRONIZATION DATA; THREAD-LEVEL PARALLELISM;

DISTRIBUTED PARAMETER NETWORKS; PROGRAM COMPILERS;

DIFFERENTIAL THERMAL ANALYSIS;

EID: 70449913551     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2009.5161111     Document Type: Conference Paper

References (16)

1. G. Almási, C. Casçaval, J. G. Castańos, M. Denneau, D. Lieber, J. E. Moreira, and H. S. Warren, Jr., "Dissecting cyclops: a detailed analysis of a multithreaded architecture," SIGARCH Comput. Archit. News, vol. 31, no. 1, pp. 26-38, 2003.
2. M. Shah, J. Barreh, J. Brooks, R. Golla, G. Grohoski, N. Gura, R. Hetherington, P. Jordan, M. Luttrell, C. Olson et al., "UltraSPARC T2: A highly-treaded, power-efficient, SPARC SOC," in Solid-State Circuits Conference, 2007. ASSCC'07. IEEE Asian, Jeju, Republic of Korea, 2007, pp. 22-25.
3. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore, "Exploiting ilp, tlp, and dlp with the polymorphous trips architecture," SIGARCH Comput. Archit. News, vol. 31, no. 2, pp. 422-433, 2003.
4. "Plurality architecture." [Online]. Available: http://www.plurality.com/architecture.html
5. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob et al., "An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS," in Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, 2007, pp. 98-589.
6. R. Giorgi, Z. Popovic, and N. Puzovic, "DTA-C: A Decoupled multi-Threaded Architecture for CMP Systems," in Proceedings of IEEE SBAC-PAD, Gramado, Brasil, Oct. 2007, pp. 263-270.
7. R. Giorgi, Z. Popovic, N. Puzovic, A. Azavedo, and B. Juurlink, "Analyzing scalability of deblocking filter of h.264 via tlp exploitation in a new many-core architecture," in Proceedings of the 11th EUROMICRO-DSD, Parma, Italy, sept 2008, pp. 189-194.
8. R. Giorgi, Z. Popovic, and N. Puzovic, "Introducing hardware tlp support for the cell processor," in Proceedings of IEEE International Workshop on Multi-Core Computing Systems. Fukuoka, Japan: IEEE, March 16-19, 2009 2009, pp. 1-6, accepted for publication.
9. K. M. Kavi, R. Giorgi, and J. Arul, "Scheduled dataflow: Execution paradigm, architecture, and performance evaluation," IEEE Transaction on Computers, vol. 50, no. 8, pp. 834-846, Aug. 2001.
10. D. Culler, S. Goldstein, K. Schauser, and T. Von Eicken, "TAM-A Compiler Controlled Threaded Abstract Machine," Journal of Parallel and Distributed Computing, vol. 18, no. 3, pp. 347-370, 1993.
11. H. Hum, O. Maquelin, K. Theobald, X. Tian, X. Tang, G. Gao, P. Cupryk, N. Elmasri, L. Hendren, A. Jimenez et al., "A design study of the EARTH multiprocessor," in Proceedings of the IFIP WG10. 3 working conference on Parallel architectures and compilation techniques table of contents. IFIP Working Group on Algol Manchester, UK, UK, 1995, pp. 59-68.
12. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," in Proceedings of the IEEE, 2001, pp. 490-504.
13. F. Cabarcas, A. Rico, D. Rodenas, X. Martorell, A. Ramirez, and E. Ayguade, "A module-based cell processor simulator," in HiPEAC ACACES-2007, L'Aquila, Italy, Jul. 2007, pp. 279-282.
14. D. August, J. Chang, S. Girbal, D. Gracia-Perez, G. Mouchard, D. Penry, O. Temam, and N. Vachharajani, "UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development," Computer Architecture Letters, vol. 6, no. 2, pp. 45-48, 2007.
15. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, 2001, pp. 3-14.
16. C. Kyriacou, P. Evripidou, and P. Trancoso, "Data-Driven Multithreading Using Conventional Microprocessors," IEEE Transactions On Parallel and Distributed Systems, pp. 1176-1188, 2006.