DTA-C: A decoupled multi-threaded architecture for CMP systems

Proceedings - Symposium on Computer Architecture and High Performance Computing

Volumn , Issue , 2007, Pages 263-270

  Giorgi, Roberto ^a   Popovic, Zdravko ^a   Puzovic, Nikola ^a  

^a UNIVERSITY OF SIENA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CLUSTER COMPUTING; DATA FLOW ANALYSIS; SCALABILITY;

BASIC DESIGNS; DISTRIBUTED SCHEDULERS; MULTITHREADED ARCHITECTURE; MULTITHREADED EXECUTIONS; NON-BLOCKING; NUMBER OF CLUSTERS; SYSTEM SCALABILITY; THREAD-LEVEL PARALLELISM;

COMPUTER ARCHITECTURE;

EID: 47249097035     PISSN: 15506533     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBAC-PAD.2007.27     Document Type: Conference Paper

References (14)

1. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang, "The case for a single-chip multiprocessor," in Proceedings of the seventh international conference on Architectural support for programming languages and operating systems. Cambridge, Massachusetts, United States: ACM Press, pp. 2-11, 1996.
2. K. Kavi, J. Arul, and R. Giorgi, "Execution and Cache Performance of the Scheduled Dataflow Architecture," SPRINGER Journal of Universal Computer Science, vol. 6, pp. 948-967, 2000.
3. K. M. Kavi, R. Giorgi, and J. Arul, "Scheduled Dataflow: Execution Paradigm, Architecture, andPerformance Evaluation," IEEE Transaction on Computers, vol. 50, pp. 834-846, 2001.
4. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: characterization and methodological considerations," in Proceedings of the 22nd annual international symposium on Computer architecture. S. Margherita Ligure, Italy: ACM Press, pp. 24-36, 1995.
5. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on - Volume 00: IEEE Computer Society, pp. 3-14, 2001.
6. S. Swanson, K. Michelson, A. Schwerin, and M. Oskin, "WaveScalar, " in Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture. San Diego, CA, USA: IEEE Computer Society, pp. 291, 2003.
7. M. Mercaldi, S. Swanson, A. Petersen, A. Putnam, A. Schwerin, M. Oskin, and S. J. Eggers, "Instruction scheduling for a tiled dataflow architecture," in Proceedings of the 12th international conference on Architectural support for programming languages and operating systems. San Jose, California, USA: ACM Press, pp. 141-150, 2006
8. "Texas Instruments TMS320C6711 Datasheet. "
9. J. E. Smith, G. E. Dermer, B. D. Vanderwarn, S. D. Klinger, C. M. Rozewski, D. L. Fowler, K. R. Scidmore, and J. P. Laudon, "The Astronautics ZS-1 processor," in 1988. ICCD '88., Proceedings of the 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors. Rye Brook, NY pp. 307-310, 1988
10. A. Roth and G. S. Sohi, "Speculative Data-Driven Multithreading," in Proceedings of the 7th International Symposium on High-Performance Computer Architecture. Monterrey, MEXICO: IEEE Computer Society, pp. 37, 2001.
11. W. W. Ro, S. P. Crago, A. M. Despain, and J.-L. Gaudiot, "Design and evaluation of a hierarchical decoupled architecture," The Journal of Supercomputing, vol. 38, pp. 237-259, 2006.
12. T. Abdelrahman, A. Abdelkhalek, U. Aydonat, D. Capalija, D. Han, I. Matosevic, K. Stewart, F. Karim, and A. Mellan, "The MLCA: A Solution Paradigm for Parallel Programmable SoCs," in 2006 IEEE North-East Workshop on Circuits and Systems: pp. 253, 2006
13. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal, "The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs," IEEE Micro, vol. 22, pp. 25-35, 2002.
14. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore, "Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture," in Proceedings of the 30th annual international symposium on Computer architecture. San Diego, California: ACM Press, pp. 422-433, 2003.