The semantics of x86-CC multiprocessor machine code

Conference Record of the Annual ACM Symposium on Principles of Programming Languages

Volumn , Issue , 2009, Pages 379-391

  Sarkar, Susmit ^a   Sewell, Peter ^a   Nardelli, Francesco Zappa ^a   Owens, Scott ^a   Ridge, Tom ^a   Braibant, Thomas ^a   Myreen, Magnus O ^a   Alglave, Jade ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

Relaxed Memory Models; Semantics

Indexed keywords

MEMORY MODELS; MULTIPROCESSOR MACHINES; MULTIPROCESSOR PROGRAMS; RELAXED MEMORY MODELS; TEST EXAMPLES;

MULTIPROCESSING SYSTEMS;

SEMANTICS;

EID: 67649853468     PISSN: 07308566     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1480881.1480929     Document Type: Conference Paper

References (31)

1. A formal specification of Intel Itanium processor family memory ordering. http://developer.intel.com/design/ itanium/downloads/251429.htm.
2. The SPARC architecture manual, v. 9. http://developers. sun.com/solaris/articles/sparcv9.pdf.
3. Linux kernel traffic, 1999. http://www.kernel-traffic. org/kernel-traffic/kt19991220-47.txt.
4. AMD64 Architecture Programmer's Manual. Advanced Micro Devices, Sept. 2007. (3 vols).
5. Intel 64 and IA-32 Architectures Software Developer's Manual. Intel Corporation, April (vol 1,2A,2B; rev.27), Feb. (vol.3A,3B; rev.26) 2008.
6. The semantics of multiprocessor machine code, 2008. www.cl.cam.ac.uk/ users/pes20/weakmemory.
7. A. Adir, H. Attiya, and G. Shurek. Information-flow models for shared memory with an application to the powerpc architecture. IEEE Trans. Parallel Distrib. Syst., 14(5):502-515, 2003.
8. S. Adve and K. Gharachorloo. Shared memory consistency models: A tutorial. IEEE Computer, 29(12):66-76, Dec 1996. (Pubitemid 126517873)
9. M. Ahamad, R. A. Bazzi, R.John, P. Kohli, and G. Neiger. The power of processor consistency. In Proc. SPAA '93, 1993.
10. M. Ahamad, G. Neiger, J. Burns, P. Kohli, and P. Hutto. Causal memory: Definitions, implementation, and program- ming. Distributed Computing, 9(1):37-49, 1995.
11. ARM. ARM Architecture Reference Manual (ARMv7-A and ARMv7-R edition). 2008. Available from ARM.
12. D. Aspinall and J. Sevcik. Formalising Java's data race free guarantee. In Proc. TPHOLs, LNCS, 2007.
13. H.-J. Boehm and S. Adve. Foundations of the C++ concurrency memory model. SIGPLAN Not., 43(6):68-78, 2008.
14. S. Burckhardt, R. Alur, andM.Martin. Checkfence: checking consistency of concurrent data types on relaxed memory models. In PLDI, 2007.
15. S. Burckhardt and M. Musuvathi. Effective program verification for relaxed memory models. In Proc. CAV, LNCS 5123, 2008.
16. N. Chong and S. Ishtiaq. Reasoning about the ARM weakly consistent memory model. In Proc. MSPC, 2008.
17. W. Collier. Reasoning about parallel architectures. Prentice- Hall, Inc., 1992.
18. M. Dubois, C. Scheurich, and F. Briggs. Memory access buffering in multiprocessors. In ISCA, 1986. (Pubitemid 16617121)
19. M. Gordon. Memory access semantics for a multiprocessor instruction set. Unpublished note (c.1993) www.cl.cam.ac. uk/ftp/hvg/papers/AlphaProg.ps.gz.
20. L. Higham, L. A. Jackson, and J. Kawash. Programmer- centric conditions for itanium memory consistency. In Proc. ICDCN, 2006. (Pubitemid 44535643)
21. The HOL 4 system. http://hol.sourceforge.net/.
22. Intel. Intel 64 architecture memory ordering white paper, 2007. SKU 318147-319001
23. L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comput., C-28(9):690-691, 1979. (Pubitemid 10420526)
24. D. Lea. The JSR-133 cookbook for compiler writers. gee.cs.oswego.edu/dl/ jmm/cookbook.html.
25. L.Higham, J.Kawash, and N. Verwaal. Defining and comparing memory consistency models. In PDCS, 1997.
26. V. M. Luchangco. Memory consistency models for high- performance distributed computing. PhD thesis, MIT, 2001.
27. J. Manson, W. Pugh, and S. Adve. The Java memory model. In Proc. POPL, 2005.
28. S. Park and D. L. Dill. An executable specification, analyzer and verifier for RMO (relaxed memory order). In Proc. SPAA '95, 1995.
29. V. Saraswat, R. Jagadeesan, M. Michael, and C. von Praun. A theory of memory models. In Proc. PPoPP, 2007. (Pubitemid 47479104)
30. G. Winskel. Event structures. In Advances in Petri Nets, LNCS 255, 1986.
31. Y. Yang, G. Gopalakrishnan, G. Lindstrom, and K. Slind.Nemos: A framework for axiomatic and executable specifi-cations of memory consistency models. In IPDPS, 2004. (Pubitemid 40142002)