A 6-bit, 0.2 v to 0.9 v highly digital flash ADC with comparator redundancy

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 11, 2009, Pages 3030-3038

  Daly, Denis C ^a   Chandrakasan, Anantha P ^b  

^a Energic Semiconductor   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

ADC; Analog digital conversion; Calibration; Comparators (circuits); Low power electronics; Reassignment; Redundancy; Ultra low voltage operation

Indexed keywords

ADC; ANALOG-DIGITAL CONVERSION; COMPARATORS (CIRCUITS); REASSIGNMENT; ULTRA-LOW-VOLTAGE OPERATION;

ANALOG CIRCUITS; CALIBRATION; COMPARATORS (OPTICAL); DIGITAL CIRCUITS; ELECTRIC CONVERTERS; IIR FILTERS; POWER ELECTRONICS; QUALITY ASSURANCE; REDUNDANCY;

MULTICARRIER MODULATION;

EID: 70449463111     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2032699     Document Type: Article

References (20)

1. U. Wismar, D. Wisland, and P. Andreani, "A 0.2 V 0.44 W 20 kHz analog to digital -modulator with 57 fJ/conversion FoM," in Proc. ESSCIRC, Sep. 2006, pp. 187-190.
2. D. C. Daly and A. P. Chandrakasan, "A 6-bit, 0.2 V to 0.9 V highly digital flash ADC with comparator redundancy," in IEEE Int. Solid- State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 554-555.
3. A. Wang and A. Chandrakasan, "A 180 mV FFT processor using subthreshold circuit techniques," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2004, vol.1, pp. 292-529.
4. K. Uyttenhove and M. Steyaert, "Speed-power-accuracy tradeoff in high-speed CMOS ADCs," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol.49, no.4, pp. 280-287, Apr. 2002.
5. H.-S. Lee, D. Hodges, and P. Gray, "A self-calibrating 15 bit CMOS A/D converter," IEEE J. Solid-State Circuits, vol.19, no.6, pp. 813-819, 1984.
6. C.-Y. Chen, M. Le, and K. Y. Kim, "A low power 6-bit flash ADC with reference voltage and common-mode calibration," IEEE J. Solid-State Circuits, vol.44, no.4, pp. 1041-1046, Apr. 2009.
7. C. Enz and G. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol.84, no.11, pp. 1584-1614, Nov. 1996.
8. M. Flynn, C. Donovan, and L. Sattler, "Digital calibration incorporating redundancy of flash ADCs," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol.50, no.5, pp. 205-213, May 2003.
9. IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters, IEEE Std 1241-2000, 2001.
10. S. Weaver, B. Hershberg, D. Knierim, and U.-K. Moon, "A 6b stochastic flash analog-to-digital converter without calibration or reference ladder," in Proc. IEEE Asian Solid-State Circuits Conf., 2008.
11. G.-C. Ahn, D.-Y. Chang, M. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita, K. Takasuka, G. Temes, and U. Moon, "A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators," IEEE J. Solid-State Circuits, vol.40, no.12, pp. 2398-2407, Dec. 2005.
12. M. Dessouky and A. Kaiser, "Very low-voltage digital-audio-modulator with 88-dB dynamic range using local switch bootstrapping," IEEE J. Solid-State Circuits, vol.36, no.3, pp. 349-355, Mar. 2001.
13. J. Shen and P. R. Kinget, "A 0.5-V 8-bit 10-MS/s pipelined ADC in 90-nm CMOS," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 787-795, Apr. 2008.
14. S. Gambini and J. Rabaey, "Low-power successive approximation converter with 0.5Vsupply in 90 nm CMOS," IEEE J. Solid-State Circuits, vol.42, no.11, pp. 2348-2356, Nov. 2007.
15. S. Narendra, S. Borkar, V. De, D. Antoniadis, and A. Chandrakasan, "Scaling of stack effect and its application for leakage reduction," in Proc. IEEE Int. Symp. Low Power Electronics and Design (ISLPED), Aug. 2001, pp. 195-200.
16. M. Matsui, H. Hara, Y. Uetani, L.-S. Kim, T. Nagamatsu, Y.Watanabe, A. Chiba, K. Matsuda, and T. Sakurai, "A 200 MHz 13 mm 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme," IEEE J. Solid-State Circuits, vol.29, no.12, pp. 1482-1490, Dec. 1994.
17. G. Van der Plas, S. Decoutere, and S. Donnay, "A 0.16 pJ/conversionstep 2.5 mW 1.25 GS/s 4b ADC in a 90 nm digital CMOS process," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2006, pp. 2310-2311.
18. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, C. G. Sodini, Ed. New York: Pearson Education, Inc., 2003.
19. Y. Tsividis and R. Ulmer, "A CMOS voltage reference," IEEE J. Solid- State Circuits, vol.13, no., pp. 774-778, Dec. 1978.
20. J. Doernberg, H.-S. Lee, and D. Hodges, "Full-speed testing of A/D converters," IEEE J. Solid-State Circuits, vol.19, no., pp. 820-827, Dec. 1984.