Model-based synthesis and optimization of static multi-rate image processing algorithms

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 135-140

  Keinert, Joachim ^a   Dutta, Hritam ^b   Hannig, Frank ^b   Haubelt, Christian ^b   Teich, Jürgen ^b  

^a FRAUNHOFER INSTITUTE FOR INTEGRATED CIRCUITS IIS   (Germany)

^b UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT DESIGN; LOGIC PROGRAMMING; VIDEO SIGNAL PROCESSING;

COMPUTATIONAL EFFORT; COMPUTATIONAL RESOURCES; EFFICIENT IMPLEMENTATION; HARDWARE ACCELERATORS; IMAGE PROCESSING ALGORITHM; IMAGE PROCESSING APPLICATIONS; MASSIVELY PARALLELS; MODEL-BASED SYNTHESIS;

MEDICAL IMAGING;

EID: 70350072695     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090646     Document Type: Conference Paper

References (18)

1. The MathWorks, "Simulink," www.mathworks.com/.
2. Forte Design Systems, "Cynthesizer," www.forteds.com. [Online]. Available: http://www.forteds.com/products/cynthesizer.asp
3. Synfora, "Pico Express," www.synfora.com.
4. H. Ziegler and M. Hall, "Evaluating heuristics in automatically mapping multi-loop applications to FPGAs," in FPGA, 2005, pp. 184-195.
5. P. Feautrier, "Scalable and structured scheduling," Int. J. Parallel Program., vol. 34, pp. 459-487, 2006.
6. F. Zhang, Y. M. Yoo, L. M. Koh, and Y. Kim, "Nonlinear diffusion in laplacian pyramid domain for ultrasonic speckle reduction," IEEE Trans. Med. Imaging, vol. 26, pp. 200-211, 2007.
7. H. Dutta, F. Hannig, J. Teich, B. Heigl, and H. Hornegger, "A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing," in Proceedings of IEEE 17th International Conference on Application-specific Systems, Architectures, and Processors (ASAP), Sep. 2006, pp. 331-337.
8. S. Stuijk, M. Geilen, and T. Basten, "Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs," in DAC, 2006, pp. 899-904.
9. M. Wiggers, M. Bekooij, and G. Smit, "Efficient computation of buffer capacities for cyclostatic dataflow graphs," University of Twente, Tech. Rep., Nov. 2006.
10. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, "Synthesis of embedded software from synchronous dataflow specifications," J. of VLSI Signal Processing Systems, vol. 21, pp. 151-166, 1999.
11. Q. Hu, A. Vandecappelle, P. G. Kjeldsberg, F. Catthoor, and M. Palkovic, "Fast memory footprint estimation based on maximal dependency vector calculation," in DATE, 2007, pp. 379-384.
12. F. Balasa, P. G. Kjeldsberg, M. Palkovic, A. Vandecappelle, and F. Catthoor, "Loop transformation methodologies for array-oriented memory management," in ASAP, 2006, pp. 205-212.
13. A. Darte, R. Schreiber, and G. Villard, "Lattice-based memory allocation," IEEE Trans. on Comp., vol. 54, pp. 1242-1257, 2005.
14. H. Nikolov, T. Stefanov, and E. Deprettere, "Systematic and automated multiprocessor system design, programming, and implementation," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 27, pp. 542-555, 2008.
15. F. Charot, M. Nyamsi, P. Quinton, and C. Wagner, "Modeling and scheduling parallel data flow systems using structured systems of recurrence equations," in ASAP, 2004, pp. 6-16.
16. N. Lawal, M. O'Nils, and B. Thörnberg, "C++ based system synthesis of real-time video processing systems targeting FPGA implementation," in IPDPS, 2007, pp. 1-7.
17. J. Keinert, C. Haubelt, and J. Teich, "Modeling and analysis of windowed synchronous algorithms," ICASSP, vol. III, pp. 892-895, 2006.
18. S. Verdoolaege, M. Bruynooghe, G. Janssens, and F. Catthoor, "Multidimensional incremental loop fusion for data locality," ASAP, pp. 17-27, 2003.