C++ based system synthesis of real-time video processing systems targeting FPGA implementation

Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM

Volumn , Issue , 2007, Pages

  Lawal, Najeem ^a   O'Nils, Mattias ^a   Thörnberg, Benny ^a  

^a MID SWEDEN UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GRAPH THEORY; OBJECT ORIENTED PROGRAMMING; OPTIMIZATION; REAL TIME SYSTEMS;

DATA FLOW GRAPH; DESIGN FLOW; SYSTEM SYNTHESIS;

VIDEO SIGNAL PROCESSING;

EID: 34548789474     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2007.370393     Document Type: Conference Paper

References (25)

1. F. Catthoor, et al. Custom Memory Management Methodology. Kluwer Academic Publishers (1998).
2. W. Wolf, B. Ozer and T. Lv. Smart cameras as embedded systems. Computer, Vol. 35 No.9 (2002) 48-53.
3. D. S. Shrestha, B. L. Steward and S. J. Birrell. Video Processing for Early Stage Maize Plant Detection. Biosystems Engineering, Vol. 89 No. 2 (2004) 119-129.
4. F. Yang and M. Paindavoine. Implementation of an RBF Neural Network on Embedded Systems: Real-Time Face Tracking and Identity Verification. IEEE Trans. on Neural Networks, Sept. 2003, pp. 1162-1175.
5. B. A. Draper, J. R. Beveridge, A. P. W. Bohm, C. Ross and M. Chawathe. Accelerated image processing on FPGAs. IEEE Trans. on Image Processing, 2003, pp. 1543 - 1551.
6. R. C. Gonzales and R. E. Woods. Digital Image Processing. Addison Wesley (1993).
7. A. Bovik. Handbook of Image & Video Processing. Academic Press (2000).
8. D. D. Gajski and L. Ramachandran. Introduction to High-Level Synthesis. IEEE Design & Test of Computers, 1994, pp 44 - 54.
9. Open SystemC Initiative. "SystemC User's Guide", version 2.0.1, www.systemc.org
10. J. Sanguinetti and D. Pursley. High-Level Modeling and Hardware Implementation with General-Purpose Languages and High-level Synthesis. Ninth IEEE/DATC Electronic Design Processes Workshop, April 2002.
11. G. De Micheli. Hardware synthesis from C/C++ models. In Proc. of IEEE Design, Auto & Test in Europe Conf & Exhibition, pp 382-383, Mar 1999.
12. S. A. Edwards. The challenges of hardware synthesis from C-like languages. In Proc. of IEEE Design, Auto & Test in Europe Conf& Exhibition, pp 66-67, 2005.
13. A. Ghosh, J. Kunkel and S. Liao. Hardware Synthesis from C/C++. In Proc. of IEEE Design, Auto & Test in Europe Conf& Exhibition, pp 387-389, Mar 1999.
14. T. Kuhn and W. Rosenstiel. Java based object oriented hardware specification and synthesis. Proceedings of ASPDAC pp 579-581, Jan 2000.
15. R. Helaihel and K. Olukotun. Java as a Specification Language for Hardware-Software Systems. IEEE/ACM Inter. Conf. on CAD, pp 690-697, 1997.
16. M. Haldar, A. Nayak, A. Choudhary and P. Banerjee. A system for synthesizing optimized FPGA hardware from MATLAB. IEEE/ACM Inter. Conf. on CAD, pp 314-319.
17. P. Banerjee, et al. Overview of a compiler for synthesizing MATLAB programs onto FPGAs. IEEE Trans. on VLSI Systems, pp 312-324. Mar 2004
18. D. Ku and G. De Micheli. HardwareC - A language for hardware design. Stanford Technical Report, CSL-TR-88-362, August 1988, and CSLTR-90, April 1990.
19. Synopsys, C2HDL Compiler, www.synopsys.com
20. M. O'Nils, B. Thörnberg and H. Norell. A Comparison between Local and Global Memory Allocation for FPGA Implementation of Real-Time Video Processing Systems. In Proc. of IEEE Int. Conf. on Signals and Electronics Systems, Sept 2004.
21. N. Lawal, B. Thörnberg, M. O'Nils and H. Norell. Global Block RAM Allocation Algorithm For FPGA Implementation Of Real-Time Video Processing Systems. Journal on Circuits Systems and Computers. Vol. 15, No. 5 Oct. 2006.
22. N. Lawal, B. Thörnberg and M. O'Nils. Address Generation for FPGA RAMs for Efficient Implementation of Real-Time Video Processing Systems. Proc. of the IEEE Int'l Conf. on FPLA, Aug 2005, pp: 136-141.
23. B. Thörnberg, H. Norell and M. O'Nils. IMEM: an object-oriented memory- and interface modeling approach for realtime video processing systems. In Proc. of the Forum on Specification & Design Languages, Sept. 2002.
24. H. Norell, N. Lawal and M. O'Nils. Automatic Generation of Spatial and Temporal Memory Architectures for Embedded Video Processing Systems. European Association for Signal and Image Processing (EURASIP) Journal on Embedded Systems, 2006.
25. B. Thörnberg, M. Palkovic, Q. Hu, L. Olsson, P.G. Kjeldsberg, M. O'Nils and F. Catthoor. Bit-Width Constrained Memory Hierarchy Optimization for RealTime Video Systems. IEEE Transactions on CAD of Integrated Circuits And Systems.