Loop transformation methodologies for array-oriented memory management

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2006, Pages 205-212

  Balasa, F ^a   Kjeldsberg, P G ^b   Palkovic, M ^c   Vandecappelle, A ^c   Catthoor, F ^c,d  

^a 1120 Science and Engineering Offices   (United States)

^b NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

^c IMEC   (Belgium)

^d UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DATA STORAGE EQUIPMENT; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; VLSI CIRCUITS;

ARRAY-ORIENTED MEMORY MANAGEMENT; DATA ACCESS; LOOP TRANSFORMATION; MEMORY SIZE EVALUATION;

ARRAY PROCESSING;

EID: 34547453716     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2006.42     Document Type: Conference Paper

References (44)

1. J.Absar, F.Catthoor, K.Das, "Call-instance based function inlining for increasing data access related optimization opportunities," Technical report, IMEC, Leuven, Belgium, 2003.
2. U. Banerjee, Dependence Analysis for Supercomputing. Boston, USA: Kluwer Acad. Publ., 1988.
3. U. Banerjee, R. Eigenmann, A. Nicolau, D. Padua, "Automatic program parallelization", Proc. of the IEEE, vol.81, no.2, pp.211-243, Feb. 1993.
4. F. Balasa, F. Catthoor, H. De Man, "Background memory area estimation for multi-dimensional signal processing systems," IEEE Trans. VLSI Syst., vol. 3, no. 2, pp. 157-172, June 1995.
5. F. Balasa, F. Catthoor, H. De Man, 'Practical solutions for counting scalars and dependences in ATOMIUM - a memory management system for multi-dimensional signal processing," IEEE Trans. CAD of IC's and Syst., vol. 16, no. 2, pp. 133-145, Feb. 1997.
6. A.I. Barvinok, "A polynomial time algorithm for counting integral points in polyhedra when the dimension is fixed," Math. of Operations Research, vol. 19, no. 4, pp. 769-779, Nov. 1994.
7. C. Bastoul, A. Cohen, A. Girbal, S. Sharma, O. Temam, "Putting polyhedral loop transformations to work," Proc. Int. Workshop Languages & Compilers for Parallel Comput., pp. 209-225, Sept. 2003.
8. C. Bastoul, "Code generation in the polyhedral model is easier than you think," Proc. Int. Conf. on Parallel Arch. and Compilation Techniques, pp. 7-16, Sept. 2004.
9. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, A. Vandecappelle, Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design, Kluwer Academic Publishers, Boston, 1998.
10. F. Catthoor, K. Danckaert, C. Kulkarni, E. Brockmeyer, P. G. Kjeldsberg, T. Van Achteren, and T. Omnes, Data Access and Storage Management for Embedded Programmable Processors, Boston, USA: Kluwer Acad. Publ., 2002.
11. Ph. Clauss, V. Loechner, "Parametric analysis of polyhedral iteration spaces," J. VLSI Signal Processing, vol. 19, no. 2, pp. 179-194, 1998.
12. G.B. Dantzig, B.C. Eaves, "Fourier-Motzkin elimination and its dual," J. Combinatorial Theory (A), vol. 14, pp. 288-297, 1973.
13. A. Darte, R. Schreiber, G. Villard, "Lattice-based memory allocation," IEEE Trans. Computers, vol. 54, pp. 1242-1257, Oct. 2005.
14. A. Darte, Y. Robert, "Affine-by-statement scheduling of uniform and affine loop nests over parametric domains", J. Parallel and Distributed Computing, vol. 29, no. 1, pp. 43-59, 1995.
15. E. De Greef, F. Catthoor, H. De Man, "Memory size reduction through storage order optimization for embedded parallel multimedia applications", special issue on "Parallel Processing and Multimedia" (ed. A.Krikelis), in Parallel Computing, Elsevier, vol. 23, no. 12, Dec. 1997.
16. P. Feautrier, "Dataflow analysis of array and scalar references," Int. J. Parallel Programming, vol. 20, no. 1, pp. 23-52, 1991.
17. B. Franke, M. O'Boyle, "Array recovery and high-level transformations for DSP applications", ACM Trans. Embedded Computing Syst., vol. 2, no. 2, pp. 132-162, May 2003.
18. D.Gajski, F.Vahid, S.Narayan, J.Gong, Specification and design of embedded systems, Prentice Hall, Englewood Cliffs NJ, 1994.
19. P. Grun, F. Balasa, N. Dutt, "Memory size estimation for multimedia applications," Proc. 6th Int. Workshop Hardware/Software Co-Design, pp. 145-149, Mar. 1998.
20. Q. Hu, A. Vandecappelle, M. Palkovic, P. G. Kjeldsberg, E. Brockmeyer, and F. Catthoor, "Hierarchical memory size estimation for loop fusion and loop shifting in data-dominated applications," Proc. Asia & S.-Pacific Design Automation Conf., pp. 606-611, Jan. 2006.
21. M. Kandemir, J. Ramanujam, A. Choudhary, P. Banerjee, "A layout-conscious iteration space transformation technique," IEEE Trans, on Computers, vol. 50, no. 12, pp. 1321-1335, 2001.
22. W. Kelly, W. Pugh, "A framework for unifying reordering transformations," Univ. Maryland College Park, CS-TR-3193, Apr. 1993.
23. P.G. Kjeldsberg, F. Catthoor, and E. J. Aas, "Detection of partially simultaneously alive signals in storage requirement estimation for data-intensive applications," Proc. 38th ACM/IEEE Design Automation Conf., pp. 365-370, June 2001.
24. P.G. Kjeldsberg, F. Catthoor, E.J. Aas, "Data dependency size estimation for use in memory optimization," IEEE Trans. CAD of IC's and Syst., vol. 22, no. 7, pp. 908-921, July 2003.
25. P. G. Kjeldsberg, F. Catthoor, and E. J. Aas, "Storage requirement estimation for optimized design of data intensive applications," ACM Trans. Design Aut. Electronic Syst., vol. 9, pp. 133-158, Apr. 2004.
26. M. Palkovic, H. Corporaal, F. Catthoor, "Dealing with data dependent conditions to enable general global source code transformations", to appear in Int. J. of Embedded Syst., vol. 2-3, June 2006.
27. W. Pugh, "A practical algorithm for exact array dependence analysis," Comm. of the ACM, vol. 35, no. 8, pp. 102-114, Aug. 1992.
28. W. Pugh and D. Wonnacott, "An exact method for analysis of value-based array data dependences," Proc. 6th Int. Workshop Languages and Compilers for Parallel Computing, pp. 546-566, Aug. 1993.
29. F. Quillere, S. Rajopadhye, D. Wilde, "Generation of efficient nested loops from polyhedra", Int. J. Parallel Programming, vol. 28, no. 5, Oct. 2000.
30. J. Ramanujam, J. Hong, M. Kandemir, A. Narayan, "Reducing memory requirements of nested loops for embedded systems," Proc. 38th ACM/IEEE Design Automation Conf., pp. 359-364, June 2001.
31. A. Schrijver, Theory of Linear and Integer Programming, John Wiley, New York, 1986.
32. L. Semeria, G. De Micheli, "SpC: synthesis of pointers in C", Proc. IEEE Int. Conf. CAD, pp. 340-346, Nov. 1998.
33. L. Thiele, "Compiler techniques for massive parallel architectures," in State-of-the-art in Computer Science (ed. P. Dewilde), Kluwer Acad. Publ., 1992.
34. T. Van Achteren, G. Deconinck, F. Catthoor, R. Lauwereins, "Data reuse exploration methodology for loop-dominated applications", Proc. 5th ACM/IEEE Design and Test in Europe Conf., pp. 428-435, April 2002.
35. P. Vanbroekhoven, G. Janssens, M. Bruynooghe, H. Corporaal, F. Catthoor, "Advanced copy propagation for arrays," Proc. SIGPLAN Conf. Languages, Compilers, and Tools for Embedded Syst, pp. 24-33, June 2003.
36. P. Vanbroekhoven, G. Janssens, M. Bruynooghe, H. Corporaal, and F. Catthoor, "Transformation to dynamic single assignment using a simple data flow analysis," Proc. 3rd Asian Symp. on Programming Languages and Syst., vol. 3780 of Lecture Notes Comp. Sc., pp. 330-346, Springer Verlag, Nov. 2005.
37. I. Verbauwhede, F. Catthoor, J. Vandewalle, and H. De Man, "Background memory management for the synthesis of algebraic algorithms on multi-processor dsp chips," Proc. Int. Conf. on VLSI, pp. 209-218, Aug. 1989.
38. I. Verbauwhede, C. Scheers, J.M. Rabaey, "Memory estimation for high level synthesis," Proc. 31st ACM/IEEE Design Automation Conf., pp. 143-148, June 1994.
39. S. Verdoolaege, R. Seghir, K. Beyls, V. Loechner, M. Bruynooghe, "Analytical computation of Ehrhart polynomials: Enabling more compiler analyses and optimizations," Proc. Int. Conf. Compilers Arch, and Synthesis for Embedded Syst., pp. 248-258, Sept. 2004.
40. S. Verdoolaege, K. Beyls, M. Bruynooghe, F. Catthoor, "Experiences with enumeration of integer projections of parametric polytopes," in Compiler Construction: 14th Int. Conf. (ed. R. Bodik), vol. 3443, pp. 91-105, Springer, 2005.
41. M.E. Wolf, M.S. Lam, "A data locality optimizing algorithm", Proc. SIGPLAN Conf. on Programming Language Design and Implementation, pp. 30-43, June 1991.
42. Y. Zhao, S. Malik, "Exact memory size estimation for array computations," IEEE Trans. VLSI Syst., vol. 8, no. 5, pp. 517-521, 2000.
43. H. Zhu, I.I. Luican, F. Balasa, "Memory size computation for multimedia processing applications," Proc. Asia & South-Pacific Design Automation Conf., pp. 802-807, Jan. 2006.
44. IMEC, "Atomium web site," http://www.imec.be/design/atomium/.