A design methodology for hardware acceleration of adaptive filter algorithms in image processing

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2006, Pages 331-337

  Dutta, Hritam ^a   Hannig, Frank ^a   Teich, Jürgen ^a   Heigl, Benno ^b   Hornegger, Heinz ^b  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^b SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; MAPPING; MEDICAL IMAGING; PARALLEL PROCESSING SYSTEMS;

BILATERAL FILTERING; FILTER ALGORITHMS; FILTERING APPLICATIONS; HAND-TUNED DESIGN;

IMAGE PROCESSING;

EID: 34547476023     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2006.4     Document Type: Conference Paper

References (13)

1. C. Chakrabarti. A DWT-Based Encoder Architecture for Symmetrically Extended Images. In Proc. of the International Symposium on Circuits and Systems, 1999.
2. S. Derrien and T. Risset. Interfacing compiled FPGA programs: the MMAlpha approach. In PDPTA, 2000.
3. F. Hannig and J. Teich. Resource Constrained and Speculative Scheduling of an Algorithm Class with Run-Time Dependent Conditionals. In Proceedings IEEE 15th International Conference on Application-specific Systems, Architectures and Processors (ASAP 2004), Galveston, TX, U.S.A., Sept. 2004.
4. D. Kunz, K. Eck, H. Fillbrandt, and T. Aach. A Nonlinear Multi-resolution Gradient-Adaptive Filter for Medical Images. SPIE Medical Imaging, SPIE, 5032:732-742, Feb. 2003.
5. C. Lengauer. Loop Parallelization in the Polytope Model. In E. Best, editor, CONCUR'93, Lecture Notes in Computer Science 715, pages 398-416. Springer-Verlag, 1993.
6. E. Mémin and T. Risset. VLSI Design Methodoloy for Edge-preserving Image Reconstruction. Real Time Imaging, 7(1):109-126, February 2001.
7. Mentor Graphics, www.mentor.com.
8. PARO Design System Project, www12.cs.fau.de/research/paro.
9. H. Ruckdeschel, H. Dutta, F. Hannig, and J. Teich. Automatic FIR Filter Generation for FPGAs. In T. Hämäläinen, A. Pimentel, J. Takala, and S. Vassiliadis, editors, Embedded Computer Systems: Architectures, Modeling, and Simulation, 5th International Workshop, SAMOS 2005, Proceedings, volume 3553 of Lecture Notes in Computer Science (LNCS), pages 51-61, Island of Samos, Greece, July 2005. Springer.
10. Synfora, Inc. www.synfora.com.
11. J. Teich. A Compiler for Application-Specific Processor Arrays. PhD thesis, Institut für Mikroelektronik, Universität des Saarlandes, Saarbrücken, Germany, September 1993.
12. J. Teich, L. Thiele, and L. Zhang. Scheduling of Partitioned Regular Algorithms on Processor Arrays with Constrained Resources. Journal of VLSI Signal Processing, 17(1):5-20, Sept. 1997.
13. C. Tomasi and R. Manduchi. Bilateral filtering for gray and color images. In ICCV '98: Proceedings of the Sixth International Conference on Computer Vision, page 839, Washington, DC, USA, 1998. IEEE Computer Society.