A level-encoded transition signaling protocol for high-throughput asynchronous global communication

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2008, Pages 116-127

  McGee, Peggy B ^a   Agyekum, Melinda Y ^a   Mohamed, Moustafa A ^a   Nowick, Steven M ^a  

^a Department of Earth and Environmental Sciences   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SIGNAL ENCODING;

DATA BITS; DATA ENCODING; ENCODING SCHEMES; GLOBAL COMMUNICATION; HIGH-THROUGHPUT; LEVEL-ENCODED DUAL-RAIL; POTENTIAL POWER; RETURN-TO-ZERO; SIGNALING PROTOCOL; TRANSITION SIGNALING;

ENCODING (SYMBOLS);

EID: 51749121011     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2008.24     Document Type: Conference Paper

References (15)

1. W. J. Bainbridge, W. B. Toms, D. A. Edwards, and S. B. Furber. Delay-insensitive, point-to-point interconnect using M-of-N codes. In Proc. of the 9th International Symposium on Asynchronous Circuits and Systems, pages 132-141, 2003.
2. C. D'Alessandro, D. Shang, A. Bystrov, A. Yakovlev, and O. Maevsky. Multiple-rail phase-encoding for noc. In Proc. of the 12th IEEE International Symposium on Asynchronous Circuits and Systems, pages 107-116, 2006.
3. M. E. Dean, T. E. Williams, and D. L. Dill. Efficient self-timing with level-encoded 2-phase dual-rail (LEDR). In Proc. of the 1991 University of California/Santa Cruz Conference on Advanced Research in VLSI, pages 55-70, 1991.
4. R. R. Dobkin, R. Ginosar, and A. Kolodny. High rate wave-pipelined asynchronous on-chip bit-serial data link. In Proc. of the 13th IEEE International Symposium on Asynchronous Circuits and Systems, pages 3-14, 2007.
5. J. Ebergen, S. Furber, and A. Saifhashemi. Notes on pulse signaling. In Proc. of the 13th IEEE International Symposium on Asynchronous Circuits and Systems, pages 15-24, 2007.
6. A. J. Martin. Compiling communicating processes int delay-insensitive VLSI circuits. Distributed Computing, 1:226-234, 1986.
7. A. Mitra, W. F. McLaughlin, and S. M. Nowick. Efficient asynchronous protocol converters for two-phase delay-insensitive global communication. In Proc. of the 13th IEEE International Symposium on Asynchronous Circuits and Systems, pages 186-185, 2007.
8. L. A. Plana and S. H. Unger. Pulse-mode macromodular systems. In Proc. of the International Conference on Computer Design, pages 348-353, October 1998.
9. B. R. Quinton, M. R. Greenstreet, and S. J. E. Wilton. Asynchronous ic interconnect network design and implementation using a standard asic flow. In Proc. of the 2005 International Conference on Computer Design (ICCD 2005), pages 267-274, 2005.
10. P. T. Røine. A system for asynchronous high-speed chip to chip communication. In Proc. of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 2-11, 1996.
11. M. Singh and S. M. Nowick. MOUSETRAP: High-speed transition-signaling asynchronous pipelines. IEEE Trans. Very Large Scale Integr. Syst., 15(6):684-698, 2007.
12. C. Svensson and J. Yuan. A 3-level asynchronous protocol for a differential two-wire communication link. IEEE Journal of Solid-State Circuits, 29(9):1129-1132, September 1994.
13. H. van Gageldonk, K. van Berkel, A. Peeters, D. Baumann, D. Gloor, and G. Stegmann. An asynchronous low-power 80C51 microcontroller. In Proc. of the 4th IEEE International Symposium on Asynchronous Circuits and Systems, pages 96-107, 1998.
14. T. Verhoeff. Delay-insensitive codes - an overview. Distributed Computing, 3(1):1-8, 1988.
15. T. E. Williams. Self-Timed Rings and Their Applications to Division. PhD thesis, Stanford University, June 1991.