메뉴 건너뛰기




Volumn 37, Issue 6, 2009, Pages 537-555

High-performance hardware of the sliding-window method for parallel computation of modular exponentiations

Author keywords

Modular exponentiation; Modular multiplication; Partitioning strategy; Sliding window method

Indexed keywords

AVERAGE NUMBERS; BASIC OPERATION; EFFICIENT IMPLEMENTATION; EXPONENTIATIONS; HARDWARE IMPLEMENTATIONS; HIGH-PERFORMANCE HARDWARE; MODULAR EXPONENTIATION; MODULAR EXPONENTIATIONS; MODULAR MULTIPLICATION; NOVEL HARDWARE; PARALLEL COMPUTATION; PARTITIONING STRATEGIES; PARTITIONING STRATEGY; PRE-COMPUTATION; SLIDING-WINDOW; SLIDING-WINDOW METHOD;

EID: 70349659984     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-009-0108-7     Document Type: Article
Times cited : (16)

References (16)
  • 1
    • 0003683288 scopus 로고
    • High-speed rsa Implementation
    • RSA Laboratories, Redwood City
    • Koc, C. K.: High-speed rsa Implementation. Technical Report. RSA Laboratories, Redwood City (1994)
    • (1994) Technical Report
    • Koc, C.K.1
  • 3
    • 0033887804 scopus 로고    scopus 로고
    • New methods for generating short addition chain
    • N. Kunihiro H. Yamamoto 2000 New methods for generating short addition chain IEICE Trans. E83-A 1 60 67
    • (2000) IEICE Trans. , vol.83 , Issue.1 , pp. 60-67
    • Kunihiro, N.1    Yamamoto, H.2
  • 5
    • 84966243285 scopus 로고
    • Modular multiplication without trial division
    • 0559.10006 10.2307/2007970
    • P.L. Montgomery 1985 Modular multiplication without trial division Math. Comput. 44 519 521 0559.10006 10.2307/2007970
    • (1985) Math. Comput. , vol.44 , pp. 519-521
    • Montgomery, P.L.1
  • 7
    • 33750801863 scopus 로고    scopus 로고
    • Four hardware implementations for the M-ary modular exponentiation
    • DOI 10.1109/ITNG.2006.65, 1611595, Proceedings - Third International Conference onInformation Technology: New Generations, ITNG 2006
    • Nedjah, N., Mourelle, L.M.: Four hardware implementations for the m-ary modular exponentiation. In: Proceedings of 3rd International Conference on Information Technology: New Generations, pp. 210-215. IEEE Computer Society, Las Vegas (2006) (Pubitemid 44711164)
    • (2006) Proceedings - Third International Conference onInformation Technology: New Generations, ITNG 2006 , vol.2006 , pp. 210-215
    • Nedjah, N.1    De Mourelle, L.M.2
  • 8
    • 33749419489 scopus 로고    scopus 로고
    • Hardware architecture for booth-barrett's modular multiplications
    • 2212424
    • N. Nedjah L.M. Mourelle 2006 Hardware architecture for booth-barrett's modular multiplications Int. J. Model. Simul. 26 3 1 8 2212424
    • (2006) Int. J. Model. Simul. , vol.26 , Issue.3 , pp. 1-8
    • Nedjah, N.1    Mourelle, L.M.2
  • 9
    • 33645889684 scopus 로고    scopus 로고
    • Three hardware architectures for the binary modular exponentiation: Sequential, parallel and systolic
    • 10.1109/TCSI.2005.858767 2212424
    • N. Nedjah L.M. Mourelle 2006 Three hardware architectures for the binary modular exponentiation: sequential, parallel and systolic IEEE Trans. Circuits Syst. I: Fundam. Theory Appl. 53 3 627 633 10.1109/TCSI.2005.858767 2212424
    • (2006) IEEE Trans. Circuits Syst. I: Fundam. Theory Appl. , vol.53 , Issue.3 , pp. 627-633
    • Nedjah, N.1    Mourelle, L.M.2
  • 11
    • 33748185184 scopus 로고    scopus 로고
    • Efficient and secure cryptographic systems based on addition chains: Hardware design vs. software/hardware co-design
    • DOI 10.1016/j.vlsi.2005.12.010, PII S0167926005000623, Embedded Cryptographic Hardware
    • N. Nedjah L.M. Mourelle 2007 Efficient and secure cryptographic systems based on addition chains: hardware design vs. software/hardware co-design Integration, the VLSI J. Elsevier 40 1 36 44 10.1016/j.vlsi.2005.12.010 (Pubitemid 44311219)
    • (2007) Integration, the VLSI Journal , vol.40 , Issue.1 , pp. 36-44
    • Nedjah, N.1    Mourelle, L.M.2
  • 12
    • 33846213649 scopus 로고    scopus 로고
    • Fast hardware for modular exponentiation with efficient exponent pre-processing
    • DOI 10.1016/j.sysarc.2006.09.008, PII S1383762106001068
    • N. Nedjah L.M. Mourelle 2007 Fast hardware for modular exponentiation with efficient exponent pre-processing J. Syst. Archit. 53 2-3 99 108 10.1016/j.sysarc.2006.09.008 (Pubitemid 46109356)
    • (2007) Journal of Systems Architecture , vol.53 , Issue.2-3 , pp. 99-108
    • Nedjah, N.1    Mourelle, L.M.2
  • 13
    • 65349181644 scopus 로고    scopus 로고
    • Parallel computation of modular exponentiation for fast cryptography
    • 10.1504/IJHPSA.2007.013290
    • N. Nedjah L.M. Mourelle 2007 Parallel computation of modular exponentiation for fast cryptography Int. J. High Perform. Syst. Archit. 1 1 44 49 10.1504/IJHPSA.2007.013290
    • (2007) Int. J. High Perform. Syst. Archit. , vol.1 , Issue.1 , pp. 44-49
    • Nedjah, N.1    Mourelle, L.M.2
  • 15
    • 0017930809 scopus 로고
    • METHOD FOR OBTAINING DIGITAL SIGNATURES AND PUBLIC-KEY CRYPTOSYSTEMS.
    • DOI 10.1145/359340.359342
    • R. Rivest A. Shamir L. Adleman 1978 A method for obtaining digital signature and public-key cryptosystems Commun. ACM 21 120 126 0368.94005 10.1145/359340.359342 700103 (Pubitemid 8591219)
    • (1978) Communications of the ACM , vol.21 , Issue.2 , pp. 120-126
    • Rivest, R.L.1    Shamir, A.2    Adleman, L.3
  • 16
    • 65349106753 scopus 로고    scopus 로고
    • Efficient hardware for modular exponentiation using the sliding-window method
    • 10.1504/IJHPSA.2008.021799
    • R.M. Silva N. Nedjah L.M. Mourelle 2008 Efficient hardware for modular exponentiation using the sliding-window method Int. J. High Perform. Syst. Archit. 1 3 199 206 10.1504/IJHPSA.2008.021799
    • (2008) Int. J. High Perform. Syst. Archit. , vol.1 , Issue.3 , pp. 199-206
    • Silva, R.M.1    Nedjah, N.2    Mourelle, L.M.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.