Co-design for system acceleration: A quantitative approach

Co-design for System Acceleration: A Quantitative Approach

Volumn , Issue , 2007, Pages 1-229

  Nedjah, Nadia ^a   De Macedo Mourelle, Luiza ^a  

^a STATE UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84895327850     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4020-5546-1     Document Type: Book

References (103)

1. A. A. Jerraya, K. O'Brien and Ismail, T. B. (1993). Bridging the gap between case tools and ic cad tools. In 2nd. IFIP, International Workshop on Hardware/Software Codesign-CODES/CASHE'93, Innsbruk, Austria. ACM/IEEE.
2. A. Ali, et al. (1995). Dynamically accelerated software/hardware environment. MSc Systems Engineering Final Report.
3. A. Alomary, et al. (1993). Peas-i:Ahardware/software co-design system for asips. In European Design Automation Conference with EURO-VHDL, pages pp. 2-7, Hamburg, Germany. ACM/IEEE.
4. A. S. Wenban, J. W. O'Leary and Brown, G. M. (1992). Codesign of communication protocols. In InternationalWorkshop on Hardware/Software Codesign, Estes Park, Colorado. ACM/IEEE.
5. A. AMD, Advanced Micro Devices (1990). Memory products data book.
6. Amdahl, G. M. (1967). Validity of single-processor approach to achieve large-scale computing capability. In AFIPS Conference, pages pp. 483-485.
7. Amon, T. and Borriello, G. (1991). Sizing synchronization queues: A case study in higher level synthesis. In 28th. Design Automation Conference, pages pp. 690-693. ACM/IEEE.
8. Association, Electronic Industries (1989). Electronic design interchange format.
9. B. Nikkhah, L. de M. Mourelle, M. D. Edwards and Forrest, J. (1996). Software region selection for hardware implementation in a software acceleration environment. In IX Simp ́ osio Brasileiro de Concepc ao de Circuitos Integrados-I Workshop Brasileiro de Hardware/ Software Codesign, pages pp. 397-408, Recife/Brasil.
10. Brayton, R. (November 1987). Mis:Amultiple-level logic optimization system. IEEE Transactions on Computer-Aided Design, v. CAD-6:pp. 1062-1081.
11. Buchenrieder, K. (January 1993). Hardware-software codesign-codesign and concurrent engineering. IEEE Computer, pages pp. 85-86.
12. Buchenrieder, K. and Veith, C. (1992). Codes-a practical concurrent design environment. In International Workshop on Hardware/Software Codesign, Estes Park, Colorado.
13. Buchenrieder, K. and Veith, C. (1994). A prototyping environment for control-oriented hw/sw systems using state-charts-activity-charts and fpgas. In European Design Automation Conference with EURO/VHDL'94-EURO/DAC'94, pages pp. 60-65, Grenoble, France. IEEE Computer Society Press.
14. Chiodo, M. and Sangiovanni-Vincentelli, A. (1992). Design methods for reactive real-time systems codesign. In International Workshop on Hardware/Software Codesign, Estes Park, Colorado.
15. Coli, V. J. (September 1993). Fpga design technology. Microprocessor and Microsystems, v. 17: pp. 383-389.
16. Cooling, N. (May/June 1995). Software/hardware co-design: Mirage or nirvana? Embedded Systems Engineering, pages pp. 42-45.
17. D. Becker, R. K. Singh and Tell, S. G. (1992). An engineering environment for hardware/software cosimulation. In 29th. ACM/IEEE Design Automation Conference, pages pp. 129-134.
18. ACM/IEEE. D. D. Gajski, F Vahid, S. Narayan and Gong, J. (1994). Specification and Design of Embedded Systems. Prentice Hall.
19. D. E. Thomas, J. K. Adams and Schmit, H. (September 1993). A model and methodology for hardware/software codesign. IEEE Design & Test of Computers, pages pp. 6-15.
20. D. E. Van den Bout, et al. (September 1992). Anyboard: an fpga-based reconfigurable system. In IEEE Design and Test of Computers, pages pp. 21-30.
21. de M. Mourelle, L. (1998). hardware/Software Interfacing in a Software Acceleration Environment. PhD thesis, University of Manchester, Institute of Science and Technology. PhD thesis.
22. de M. Mourelle, L. and Edwards, M. D. (1997). Determining the interface mechanism in a codesign system based on memory access characteristics. In EUROMICRO'97, Short Contributions, Budapest, Hungary. IEEE.
23. E. Martin, O. Sentieys, H. Dubois and Philippe, J. L. (1993). Gaut:An architectural synthesis tool for dedicated signal processors. In European Design Automation Conference with EURO-VHDL, pages pp. 14-19. ACM/IEEE.
24. Ecker, W. (1993a). Hardware/software co-specification using vhdl. In 2nd. IFIP International Workshop on Hardware/Software Codesign-CODES/CASHE'93, Innsbruk, Austria.
25. ACM/IEEE. Ecker, W. (1993b). Using vhdl for hw/sw co-specification. In European Design Automation Conference with EURO-VHDL, pages pp. 500-505, Hamburg, Germany.
26. Edwards, M. D. and Forrest, J. (1994). A development environment for the cosynthesis of embedded software/hardware systems. In European Design and Test Conference-EDAC'94, pages pp. 469-473, Paris, France. IEEE.
27. Edwards, M. D. and Forrest, J. (1995). Software acceleration in a hardware/software codesign environment. In 21st. EUROMICRO Conference on Design of Hardware/Software Systems, pages pp. 727-733, Como, Italy. IEEE Computer Society Press.
28. Edwards, M. D. and Forrest, J. (1996a). A practical hardware architecture to support software acceleration. Microprocessors and Microsystems, v. 20:pp. 167-174.
29. Edwards, M. D. and Forrest, J. (January 1996b). Software acceleration using programmable hardware devices. In IEE Proceedings in Computer and Digital Technology, volume v. 143, pages pp. 55-63.
30. Ernst, R. and Henkel, J. (1992). Hardware/software codesign of embedded controllers based on hardware extraction. In International Workshop on Hardware/Software Codesign, Estes Park, Colorado. ACM/IEEE.
31. F. Balarin, et al. (1997). Hardware-Software Co-Design of Embedded Systems: A Polis Approach. Kluwer Academic Press.
32. G. Borriello, et al. (March 1993). Hardware/software codesign: a d&t roundtable. IEEE Design & Test of Computers, pages pp. 83-91.
33. G. De Micheli, D. C. Ku, F. Mailhot and Truong, T. (October 1990). The olympus synthesis system. IEEE Design and Test of Computers, pages pp. 37-53.
34. Goosens, G. (1993). Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures. VLSI Signal Processing, Special Issue on Synthesis for DSP.
35. Gupta, R. K. (1993). Co-synthesis of hardware and software for digital embedded systems. STAN//CSL-TR-94-614.
36. Gupta, R. K. and Micheli, G. De (1992). System-level synthesis using re-programmable components. In 3rd. European Design Automation Conference, pages pp. 2-8, Brussels, Belgium. IEEE.
37. Gupta, R. K. and Micheli, G. De (1993). Hardware/software cosynthesis for digital systems. IEEE Design and Test of Computers, pages pp. 29-41.
38. Hennessy, J. L. and Patterson, D. A. (1990a). Fundamentals of Computer Design, Computer Architecture: a Quantitative Approach. Morgan Kaufmann Publisher, San Mateo, California.
39. Hennessy, J. L. and Patterson, D. A. (1990b). Memory Hierarchy Design, Computer Architecture: a Quantitative Approach. Morgan Kaufmann Publishers, San Mateo, California, 2nd. ed. edition.
40. Hilfinger, P. (1985). A high-level language and silicon compiler for digital signal processing. Custom Integrated Circuits, pages pp. 213-216.
41. Hoare, C. A. R. and Page, I. (1994b). Hardware and software: the closing gap. In International Conference in Programming Languages and System Architectures, pages pp. 49-68, Zurich, Switzerland. Springer-Verlag.
42. Hoare, C. A. R. and Page, I. (June 1994a). Hardware and software: the closing gap. Transputer Communications, v. 2:pp. 69-90.
43. Hwang, K. and Briggs, F. A. (1985). Memory and input/output subsystems. Computer Architecture and Parallel Processing, pages pp. 52-144.
44. I. Park, K. O'Brien and Jerraya, A. A. (1992). Amical: Architectural synthesis based on vhdl. In IFIP Workshop on Control-Dominated Synthesis from RTL Description, Grenoble, France.
45. IEEE (1987). IEEE standard vhdl language reference manual. Intel (1993). Pldshell plus/pldasm user's guide: v3. 0.
46. Intel (1994). Programmable logic: Flexlogic fpgas, high-performance plds.
47. J. Biesenack, et al. (September 1993). The siemens high-level synthesis system callas. IEEE Transactions on Very Large Scale Integration Systems, v. 1:pp. 244-253.
48. J. Buck, S. Ha, E. A. Lee and Messerschmitt, D. G. (January 1990). Ptolemy: A framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation-special issue on Simulation Software Development.
49. J. Gong, D. D. Gajski and Narayan, S. (1993). Software estimation from executable specification. ICS-92-16.
50. J. Rabaey, et al. (1988). Cathedral ii:Asynthesis system for multiprocessor dsp. Silicon Compilation, pages pp. 311-360.
51. Jay, C. (September 1993). Vhdl and synthesis tools provide a generic design entry platform into fpgas, plds and asics. Microprocessor and Microsystems, v. 17:pp. 391-398.
52. Kalavade, A. and Lee, E. A. (1992). Hardware/software codesign using ptolemy. In International Workshop on Hardware/Software Codesign, Estes Park, Colorado. ACM/IEEE.
53. Kalavade, A. and Lee, E. A. (1993). A hardware/software codesign methodology for dsp applications. IEEE Design and Test of Computers, pages pp. 16-28.
54. Ku, D. and Micheli, G. De (1990). Hardwarec: A language for hardware design. CSL-TR-90-419.
55. Kuttner, C. (Fall 1996). Hardware-software codesign using processor synthesis. IEEE Design & Test of Computers, pages pp. 43-53.
56. L. de M. Mourelle, B. Nikkhah, M. D. Edwards and Forrest, J. (1996). A comparison of two hardware/software control interfacing mechanisms. In IX Simp ́ osio Brasileiro de Concepc ao de Circuitos Integrados-I Workshop Brasileiro de Hardware/Software Codesign, pages pp. 373-381, Recife/Brasil.
57. Laboratories, AT&T Bell (1992). Bestmap user's manual.
58. M. B. Srivastava, S. J. Sun and Brodersen, R. W. (1992). Hardware and software prototyping for application-specific real-time systems. In 2nd. InternationalWorkshop on Rapid Systems Prototyping, pages pp. 101-102. IEEE Computer Society Press.
59. M. C. McFarland, A. C. Parker and Camposano, R. (1990). The high-level synthesis of digital systems. Proceeding of the IEEE, v. 78:pp. 301-318.
60. M. D. Edwards, et al. (1993). A development system for hardware/software cosynthesis using fpgas. In 2nd. International Workshop on HW/SW Codesign, Austria. IFIP.
61. M. Gokhale, et al. (1991). Building and using a highly parallel programmable logic array. IEEE Computer, v. 24:pp. 81-89.
62. Micheli, G. D. and Gupta, R. K. (March 1997). Hardware/software co-design. Proceedings of the IEEE, v. 85:pp. 349-365.
63. Micheli, G. De (January 1993). Hardware/software codesign-extending cad tools and techniques. IEEE Computer, pages pp. 85-87.
64. Monjau, D. and Bunchenrieder, K. (1993). A new model-based approach to the co-design of heterogeneous systems. In 3rd. International Workshop on Computer Aided System Theory-EUROCAST'93, pages pp. 42-51, Las Palmas, Spain.
65. MOTOROLA (1990a). Mc68300 family, cpu32 reference manual.
66. MOTOROLA (1990b). Mc68332 user's manual. N. S. Woo, A. E. Dunlop and Wolf, W. (January 1994). Codesign from co-specification. IEEE Computer, pages pp. 42-47.
67. N. S. Woo, W. Wolf and Dunlop, A. E. (1992). Compilation of a single specification into hardware and software. In International Workshop on Hardware/Software Codesign, Estes Park, Colorado. ACM/IEEE.
68. Narayan, S. and Gajski, D. D. (1992). Area and performance estimation from system-level specification. ICS-92-16.
69. Navabi, Z. (1998). VHDL-Analysis and Modelling of Digital Systems. McGraw Hill.
70. Nikkhah, B. (1997). A Hardware/Software Partitioning Scheme for Software Acceleration. PhD thesis, University of Manchester, Institute of Science and Technology. PhD thesis.
71. P. Pochmuller, M. Glesner and Longsen, F. (1993). High-level synthesis transformations for programmable architectures. In European Design Automation Conference with EURO-VHDL, pages pp. 8-13. ACM/IEEE.
72. Page, I. (1994). The harp reconfigurable computing system.
73. Page, I. (1995). Towards a common framework for hardware and software: Hardware-software co-synthesis at oxford. In IX Simp ́ osio Brasileiro de Concepc ao de Circuitos Integrados, pages pp. 3-16, Recife, Brasil.
74. Page, I. and Luk, W. (1993). Compilation of programs into hardware.
75. Park, C. Y. and Shaw, A. C. (May 1991). Experiment with a program timing tool based on source-level timing schema. IEEE Computer, pages pp. 48-57.
76. Patterson, D. A. and Hennessy, J. L. (1994). Large and Fast: Exploiting Memory Hierarchy. Morgan Kaufmann, San Mateo, CA.
77. Perry, D. L. (1991). VHDL. McGraw-Hill.
78. R. Ernst, J. Henkel and Benner, T. (1993). Hardware/software cosynthesis for microcontrollers. IEEE Design and Test of Computers, pages pp. 64-75.
79. R. K. Gupta, C. N. Coelho Jr. and Micheli, G. De (1992a). Program implementation schemes for hardware/software systems. In International Workshop on Hardware/Software Codesign, Estes Park, Colorado. ACM/IEEE.
80. R. K. Gupta, C. N. Coelho Jr. and Micheli, G. De (1992b). Synthesis and simulation of digital systems containing interacting hardware/software components. In 29th. ACM/IEEE Design Automation Conference, pages pp. 225-230. ACM/IEEE.
81. R. K. Gupta, C. N. Coelho Jr. and Micheli, G. De (1994). Program implementation schemes for hardware-software systems. IEEE Computer, pages pp. 48-55.
82. Rabaey, J. (June 1991). Fast prototyping of datapath-intensive architectures. IEEE Design & Test of Computers, v. 8:pp. 40-51.
83. Rossel, W. Glunz and Kruse, T. (1993). Hardware/software codesign with sdl. In 2nd. IFIP, International Workshop on Hardware/Software Codesign-CODES/CASHE'93, Innsbruk, Austria. ACM/IEEE.
84. Rushton, A. (1995). VHDL for Logic Synthesis. McGraw-Hill.
85. Shaw, A. C. (July 1989). Reasoning about time in higher-level language software. IEEE Transactions on Computers, pages pp. 875-889.
86. Siemens (August 1994). High-level vhdl optimization. Transformation and Analysis. Srivastava, M. B. and Brodersen, R. W. (1991). Rapid-prototyping of hardware and software in a unified framework. In European Design Automation Conference, pages pp. 152-155.
87. Stoll, A. and Duzy, P. (1992). High-level synthesis from vhdl with exact timing constraints. In 29th. ACM/IEEE Design Automation Conference, pages pp. 188-193.
88. Stroud, C. E. (1992). Problems associated with hardware implementation of software algorithms using behavioural model synthesis. In International Workshop on Hardware/Software Codesign, Estes Park, Colorado.
89. Subrahmanyam, P. A. (1992). Hardware/software codesign: What is needed for success. In International Workshop on Hardware/Software Codesign, Estes Park, Colorado. ACM/IEEE.
90. Subrahmanyam, P. A. (January 1993). Hardware-software codesign-cautious optimism for the future. IEEE Computer, page p. 84.
91. Systems, Cadence Design (June 1995). Leapfrog user's guide. Technologies, Innovative Synthesis (1995). Ist, asyl+/programmable logic synthesizer.
92. Thomas, D. E. (1990). Algorithmic and Register-Transfer Level Synthesis: the System Architect's Workbench. Boston, Kluwer.
93. University of California, Department of Electrical Engineering and Science, Computer (January 1992). The almagest: Manual for ptolemy version 0. 3. 1.
94. W. Wolf, A. Takach, C. Huang and Manno, R. (1992). The princeton university behavioural synthesis system. In 29th. ACM/IEEE Design Automation Conference, pages pp. 182-187.
95. Wendling, M. and Rosenstiel, W. (1994). Ahardware environment for prototyping and partitioning based on multiple fpgas. In Proceedings of the European Design Automation Conference with EURO-VHDL'94-EURO-DAC'94, pages pp. 77-82, Grenoble, France. IEEE Computer Society Press. Wolf, W. (2002). Modern VLSI Design: System-on-Chip. Prentice Hall.
96. Wolf, W. (2004). FPGA-Based System Design. Prentice Hall.
97. Wolf, W. (September 1993). Hardware/software codesign-guest editor's introduction. IEEE Design & Test, page p. 5.
98. Wolf, W. W. (1994). Hardware/software codesign of embedded systems. Proceedings of the IEEE, v. 82:pp. 967-989.
99. Wright, S. (1997). A complete description of the software to hardware translation tools synth and synth2.
100. Xilinx (1992). Xc4000 logic cell array family.
101. Xilinx (1993). The programmable logic data book.
102. Xilinx (April 1994). Xact reference guide.
103. York, T. A. (1993). Survey of field programmable logic devices. Microprocessors and Microsystems, v. 17:pp. 371-381.