Efficient hardware for modular exponentiation using the sliding-window method

Proceedings - International Conference on Information Technology-New Generations, ITNG 2007

Volumn , Issue , 2007, Pages 17-22

  Nedjah, Nadia ^a   De Macedo Mourelle, Luiza ^a   Da Silva, Rodrigo Martins ^a  

^a STATE UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; CRYPTOGRAPHY;

MODULAR EXPONENTIATION; MODULAR POWER; SLIDING-WINDOW METHOD;

SLIDING MODE CONTROL;

EID: 34548125025     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITNG.2007.84     Document Type: Conference Paper

References (9)

1. R. Rivest, A. Shamir and L. Adleman, A method for obtaining digital signature and public-key cryptosystems, Communications of the ACM, 21:120-126, 1978.
2. A.J. Menezes, P.C. Van Oorschot and S.A. Vanstone, Handbook of Applied Cryptography, CRC Press, 1996.
3. N. Kunihiro and H. Yamamoto, New methods for generating short addition chain, IEICE Transactions, Vol. E83-A, No. 1, pp. 60-67, January 2000.
4. N. Nedjah and L.M. Mourelle, Four Harwdare Implementations for the M-ary Modular Exponentiation, Proc. 3rd. International Conference on Information Technology: New Generations, IEEE Computer Society Press, pp. 210-215, 2006.
5. Ç. K. Koç, High-speed RSA Implementation, Technical report, RSA Laboratories, Redwood City, CA, USA, November 1994.
6. P. L. Montgomery, Modular multiplication without trial division, Mathematics of Computation 44, pp. 519-521, 1985.
7. N. Nedjah, L. M. Mourelle, Two hardware implementations for the Montgomery multiplication: sequential vs. parallel, Proc. of the 15th. Symposium on Integrated Circuits and Systems Design, IEEE Computer Society Press, pp. 3-8, 2002.
8. J. L. Selfridge and A. Hurwitz, Fermat numbers and Mersenne numbers, Mathematic Computations 18, pp. 146-148, 1964.
9. Z. Navabi, VHDL - Analysis and Modeling of Digital Systems, McGraw Hill, Second Edition, 1998.