Efficient and secure cryptographic systems based on addition chains: Hardware design vs. software/hardware co-design

Integration, the VLSI Journal

Volumn 40, Issue 1, 2007, Pages 36-44

  Nedjah, Nadia ^a   de Macedo Mourelle, Luiza ^a  

^a STATE UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

Addition chain; Co design; Cryptography; Modular exponentiation; Modular multiplication

Indexed keywords

COMPUTER HARDWARE; LOGIC DESIGN; NUMERICAL METHODS; OPTIMIZATION; SECURITY OF DATA;

ADDITION CHAIN; CODESIGN; MODULAR EXPONENTIATION; MODULAR MULTIPLICATION;

CRYPTOGRAPHY;

EID: 33748185184     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2005.12.010     Document Type: Article

References (15)

1. Rivest R.L., Shamir A., and Adleman L. A method for obtaining digital signature and public-key cryptosystems. Commun. ACM 21 2 (1978) 120-126
2. T. Blum, C. Paar, Montgomery modular exponentiation on reconfigurable hardware, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, Australia, 1999.
3. Walter C.D. Systolic modular multiplication. IEEE Trans. Comput. 42 3 (1993) 376-378
4. Nedjah N., and Mourelle L.M. Two hardware implementations for the Montgomery multiplication: sequential vs. parallel. Proceedings of the 15th Symposium on Integrated Circuits and Systems Design, Brazil (2002), IEEE Computer Society 3-8
5. Balarin F., et al. Hardware-Software Co-design of Embedded Systems: The Polis Approach (1997), Kluwer Academic Publishers, New York
6. N. Nedjah, L.M. Mourelle, Minimal addition chains for efficient modular exponentiation using genetic algorithms, Proceedings of the Fifteenth International Conference on Industrial & Engineering Applications of Artificial Intelligence & Expert Systems, Cairns, Australia, Lecture Notes in Computer Science, vol. 2358, Springer, Berlin, 2002, pp. 88-98.
7. K. DeJong, W.M. Spears, Using genetic algorithms to solve NP-complete problems, Proceedings of the Third International Conference on Genetic Algorithms, Morgan Kaufmann, Los Altos, CA, 1989, pp. 124-132.
8. Haupt R.L., and Haupt S.E. Practical Genetic Algorithms (1998), Wiley, New York
9. N. Nedjah, L.M., Mourelle, Efficient parallel modular exponentiation algorithm, Proceedings of the Second International Conference on Information Systems, Izmir, Turkey, Lecture Notes in Computer Science, vol. 2457, 2002, pp. 405-414.
10. Montgomery P.L. Modular multiplication without trial division. Math. Comput. 44 (1985) 519-521
11. Navabi Z. VHDL-Analysis and Modeling of Digital Systems. second ed. (1998), McGraw-Hill, New York
12. Mentor graphics corporation company, ModelSim XE II/Starter 5.7c, http://www.xilinx.com, 2005.
13. Xilinx, http://www.xilinx.com, 2005.
14. Intel, MCSTM51 family of micro-controllers architectural overview, http://www.intel.com, 2005.
15. Xess, http://www.xess.com, 2005.