-
2
-
-
33749320317
-
Back side exposure of variable size through silicon vias
-
T. Rowbotham, J. Patel, T. Lam et al, "Back Side Exposure of Variable Size Through Silicon Vias," J. Vac. Sci. Technol. B, Vol.24, No.5 (2006), pp. 2460-2466.
-
(2006)
J. Vac. Sci. Technol. B
, vol.24
, Issue.5
, pp. 2460-2466
-
-
Rowbotham, T.1
Patel, J.2
Lam, T.3
-
3
-
-
33847111156
-
Influence of dielectric material and via geometry on the thermo-mechanical behavior of silicon through interconnects
-
Hawaii
-
Gonzalez M., "Influence of Dielectric Material and Via Geometry on the Thermo-mechanical Behavior of Silicon Through Interconnects," Proceeding of the 10th Pan Pacific Microelectronics Symposium, SMTA, Hawaii, 2005, pp. 25-29.
-
(2005)
Proceeding of the 10th Pan Pacific Microelectronics Symposium, SMTA
, pp. 25-29
-
-
Gonzalez, M.1
-
4
-
-
0029373480
-
Behavior of delaminated plastic IC package subjected to encapsulation cooling, moisture absorption, and wave soldering
-
IEEE
-
Sheng Liu, Yuhai Mei, "Behavior of delaminated Plastic IC Package Subjected to Encapsulation cooling, Moisture Absorption, and Wave Soldering", Transactions on component, packaging, and manfacturing tecknology, IEEE, VOL 18, No 3(1995), pp. 634-645.
-
(1995)
Transactions on component, packaging, and manfacturing tecknology
, vol.18
, Issue.3
, pp. 634-645
-
-
Sheng, L.1
Yuhai, M.2
-
5
-
-
0029376557
-
Bimaterial interfacial crack growth as a function of mode-mixity
-
Sheng Liu, Yuhai Mei, and Tien Y.Wu, "Bimaterial interfacial crack growth as a function of mode-mixity." IEEE Transactions on Components, Packaging, and Manufacturing Technology, VOL 18, No 3 (1995), pp. 618-626.
-
(1995)
IEEE Transactions on Components, Packaging, and Manufacturing Technology
, vol.18
, Issue.3
, pp. 618-626
-
-
Sheng, L.1
Yuhai, M.2
Tien, Y.W.3
-
6
-
-
35348819915
-
Sloped through wafer vias for 3D wafer level packaging
-
D. S. Tezcan, Nga Pham, B. Majeed et al, "Sloped Through Wafer Vias for 3D Wafer Level Packaging, " Electronic Components and Technology Conference, 2007, pp.643- 647.
-
(2007)
Electronic Components and Technology Conference
, pp. 643-647
-
-
Tezcan, D.S.1
Pham, N.2
Majeed, B.3
-
7
-
-
51349132537
-
Through silicon via technology processes and reliability for wafer-level 3D system integration
-
P. Ramm, M. J. Wolf, A. Klumpp et al, "Through Silicon Via Technology Processes and Reliability for Wafer-Level 3D System Integration," Electronic Components and Technology Conference, 2008, pp. 841-846.
-
(2008)
Electronic Components and Technology Conference
, pp. 841-846
-
-
Ramm, P.1
Wolf, M.J.2
Klumpp, A.3
-
8
-
-
0036287488
-
Mechanical effects of copper through-vias in a 3D die- stacked module
-
Naotaka Tanaka, Tomotoshi Sato, Yasuhiro Yamaji et al, "Mechanical Effects of Copper Through-Vias in a 3D Die- Stacked Module," Electronic Components and Technology Conference, 2002, pp. 473-479.
-
(2002)
Electronic Components and Technology Conference
, pp. 473-479
-
-
Tanaka, N.1
Sato, T.2
Yamaji, Y.3
-
9
-
-
51349168308
-
Nonlinear thermal stress/strain analyses of copper filled TSV (Through Silicon Via) and their flip-chip microbumps
-
Cheryl S. Selvanayagam, John H. Lau, Xiaowu Zhang et al, "Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and their Flip-Chip Microbumps," Electronic Components and Technology Conference, 2008, pp. 1073-1081.
-
(2008)
Electronic Components and Technology Conference
, pp. 1073-1081
-
-
Selvanayagam, C.S.1
Lau, J.H.2
Zhang, X.3
-
10
-
-
0033346735
-
Visco-elastic- plastic properties and constitutive modeling of underfills
-
Z. F. Qian, Jianjun Wang, Sheng Liu et al, "Visco-Elastic- Plastic Properties and Constitutive Modeling of Underfills," IEEE Transactions on Components and Packaging Technology, 1999, pp. 151-155.
-
(1999)
IEEE Transactions on Components and Packaging Technology
, pp. 151-155
-
-
Qian, Z.F.1
Wang, J.2
Liu, S.3
-
11
-
-
0032657603
-
Fatigue life prediction of flip-chips in terms of nonlinear behaviors of solder and underfill
-
Zhengfang Qian, Minfu Lu, and Sheng Liu et al, "Fatigue Life Prediction of Flip-Chips in Terms of Nonlinear Behaviors of Solder and Underfill," Electronic Components and Technology Conference, 2005, pp. 141- 148.
-
(2005)
Electronic Components and Technology Conference
, pp. 141-148
-
-
Zhengfang, Q.1
Minfu, L.2
Sheng, L.3
-
12
-
-
84988742289
-
Investigation of nonlinear behaviors of packaging materials and its application to a flip-chip package
-
W. Ren, J. Wang, Z. Qian, S. Liu et al, "excl;°Investigation of Nonlinear Behaviors of Packaging Materials and Its Application to a Flip-Chip Package, "excl;° International Symposium on Advanced Packaging Materials,1999, pp. 31-40.
-
(1999)
International Symposium on Advanced Packaging Materials
, pp. 31-40
-
-
Ren, W.1
Wang, J.2
Qian, Z.3
Liu, S.4
-
13
-
-
24644483345
-
Recent advances in composite substrate materials for high-density and high reliability packaging applications
-
Nitesh Kumbhat, P. Markondeya Raj, Raghuram V. Pucha, et al, "Recent Advances in Composite Substrate Materials for High-Density and High Reliability Packaging Applications," Electronic Components and Technology Conference,2005, pp. 1364-1372.
-
(2005)
Electronic Components and Technology Conference
, pp. 1364-1372
-
-
Kumbhat, N.1
Raj, P.M.2
Pucha, R.V.3
-
14
-
-
49249089484
-
Thermo-mechanics of 3D-wafer level and 3D stacked IC packaging technologies
-
Bart Vandevelde, Chukwudi Okoro, Mario Gonzalez, et al, "Thermo-mechanics of 3D-wafer Level and 3D Stacked IC Packaging Technologies," Int. Conf. on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems, EuroSimE, 2008.
-
(2008)
Int. Conf. on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems, EuroSimE
-
-
Vandevelde, B.1
Okoro, C.2
Gonzalez, M.3
|