Low-power H.264 video compression architectures for mobile communication

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 19, Issue 9, 2009, Pages 1251-1261

  Bahari, Asral ^a   Arslan, Tughrul ^b   Erdogan, Ahmet T ^b  

^a UNIVERSITY MALAYSIA PERLIS   (Malaysia)

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

Low power design; Motion estimation (ME); Video coding; VLS

Indexed keywords

H.264 VIDEO COMPRESSION; LOW POWER; LOW-POWER DESIGN; MEMORY ACCESS; MOBILE COMMUNICATIONS; PICTURE QUALITY; PROPOSED ARCHITECTURES; SEARCH ARCHITECTURE; SEARCH METHOD; VARIABLE BLOCK-SIZE MOTION ESTIMATION; VIDEO CODING; VLS;

COMPOSITE MICROMECHANICS; ESTIMATION; IMAGE COMPRESSION; MOBILE DEVICES; MOBILE TELECOMMUNICATION SYSTEMS; PIXELS; VIDEO SIGNAL PROCESSING; VISUAL COMMUNICATION;

MOTION ESTIMATION;

EID: 70349469482     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2009.2022779     Document Type: Article

References (20)

1. Advanced Video Coding for Generic Audiovisual Services, ITU-T Recommendation. H.264 & ISO/IEC 14496-14510 (MPEG-4) AVC, 2005.
2. C.-Y. Chen, S.-Y. Chien, Y.-W. Huang, T.-C. Chen, T.-C. Wang, and L.-G. Chen, "Analysis and architecture design of variable block-size motion, estimationfor H.264/AVC," IEEE Trans. Circuits Syst. I: RegularPapers, vol.53, no.3, pp. 578-593, Mar. 2006.
3. Z.-L. He, C.-Y. Tsui, K.-K. Chan, and M. L. Liou, "Low-power VLSI design for motion estimation using adaptive pixel truncation," IEEE Trans. Cirvuits Syst. Video Technol, vol.10, no.5, pp. 669-678, Aug. 2000.
4. A. Bahari, T. Arslan, and A. T. Erdogan, "Low computation and memory access for variable block size motion estimation using pixel truncation," in Proc. IEEE Workshop Signal Process. Syst. 2007 (SiPS '07), pp. 681-685.
5. A. Bahari, T. Arslan, and A. Erdogan, "Low-power hardware architecture for vbsme using pixel truncation," in Proc. 21st Int. Conf. VLSI Design, Hyderabad, Andhra Pradesh, 2008, pp. 389-394.
6. B. Natarajan, V. Bhaskaran, and K. Konstantinides, "Low-complexity block-based motion estimation via one-bit transforms," IEEE Trans. Circuits Syst. Video Technol, vol.7, no.4, pp. 702-706, Aug. 1997.
7. A. Erturk and S. Erturk, "Two-bit transform for binary block motion estimation," IEEE Trans. Circuits Syst. Video Technol, vol.15, no.7, pp. 938-946, Jul. 2005.
8. S. Lee, J.-M. Kim, and S.-I. Chae, "New motion estimation algorithm, using adaptively quantized low bit-resolut.ionim.age and its VLSI architecture for MP.EG2 video encoding," IEEE Trans. Circuits Syst. Video Technol, vol.8, no.6, pp. 734-744, Oct. 1998.
9. Y. Chan and S. Kung, "Multi-level pixel difference classification methods," in Proc. IEEE Int. Conf. Image Pr-ocess., vol.3. Washington D.C, 1995, pp. 252-255.
10. V. G. Moshnyaga, "Msb truncation scheme for low-power video processors," in Proc. IEEE Int. Symp. Circuits Syst., vol.4. Orlando, FL, 1999, pp. 291-294.
11. M.-J. Chen, L.-G. Chen, T.-D. Chiueh, and Y.-P. Lee, "A new blockmatching criterion for motion estimation and its implementation," IEEE Trans. Circuits Syst. Video Technol, vol.5, no.3, pp. 231-236, Jun. 1995.
12. S. Sharma, P. Mishra, S. Sawant, C. P. Mammen, and V. M. Gadre, "Pre-decision strategy for coded/non-coded MBs in MPEG4," in Proc. Int. Conf. Signal Process. Commun. 2004 (SPCOM), Bangalore, India, 2004, pp. 501-505.
13. H. Yeo and Y. H. Hu, "A novel architecture and processor-level design, based on a new matching criterion, for video compression," in Proc. Workshop VLSI Signal Process., IX, San Francisco, CA, 1996, pp. 448-457.
14. T.-C. Chen, Y.-H. Chen, S.-F. Tsai, S. Y. Chien, and L. G. Chen, "Fast algorithm, and architecture design of low-power integer motion estimationfor H.264/AVC," IEEE Trans. Circuits Syst. Video Technol, vol.17, no.5, pp. 568-577, May 2007.
15. M. Miyama, J. Miyakoshi, Y. Kuroda, K. Imamura, H. Hashimoto, and M. Yoshimoto, "A sub-mw MPEG-4 motion estimation processor core for mobile video application," IEEE J. Solid-State Circuits, vol.39, no.9, pp. 1562-1570, Sep. 2004.
16. T.-C. Wang, Y.-W. Huang, H.-C. Fang, and L.-G. Chen, "Parallel 4*4 2d transform, and inverse transform, architecture for MPEG-4 H.264/AVC," in Proc, IEEE Int. Symp. Circuits Syst. 2003, vol.2. pp. 800-803.
17. Y.-W. Huang, T.-W. Chen, B.-Y. Hsieh, T.-C. Wang, T.-H. Chang, and L.G. Chen, "Architecture design for deblocking filter in H.264/jvt/AVC," in Proc. Int. Conf. Multimedia Expo 2003, vol.1. pp. 693-696.
18. S.-C. Chang, W.-H. Peng, S.-H. Wang, and T. Chiang, "A platform based bus-interleaved architecture for de-blocking filter in MPEG-4 H.264/AVC," IEEE Trans. Consumer Electron., vol.51, no.1, pp. 249-255, Feb. 2005.
19. T.-C. Chen, Y.-W. Huang, C.-Y. Tsai, B.-Y. Hsieh, and L.-G. Chen, "Dual-block-pipelined VLSI architecture of entropy coding for H.264/AVC baseline profile," in Proc. IEEE VLSI-TSA Int. Symp. VLSI Design, Automation Test, 2005 (VLSI-TSA-DAT), Hsinchu, Taiwan, pp. 271-274.
20. T.-C. Chen, S.-Y. Chien, Y.-W. Huang, C.-H. Tsai, C.-Y. Chen, T.-W. Chen, and L.-G. Chen, "Analysis and architecture design of an hdtv720p 30 frames/s H.264/AVC encoder," IEEE Trans. Circuits Syst. Video Technol, vol.16, no.6, pp. 673-688, Jun. 2006.