A phase-locked loop with injection-locked frequency multiplier in 0.18-μm CMOS for v -band applications

IEEE Transactions on Microwave Theory and Techniques

Volumn 57, Issue 7, 2009, Pages 1629-1636

  Wu, Chung Yu ^a   Chen, Min Chiao ^a   Lo, Yi Kai ^b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b MSTAR SEMICONDUCTOR INC   (Taiwan)

Author keywords

Injection locked frequency multiplier (ILFM); Millimeter wave circuits; Phase locked loop (PLL); RF CMOS

Indexed keywords

CMOS TECHNOLOGY; DC POWER; FREQUENCY MULTIPLIER; HARMONIC FREQUENCY; INJECTION LOCKED; INJECTION-LOCKED FREQUENCY MULTIPLIER (ILFM); LOOP GAINS; LOW POWER; MILLIMETER-WAVE CIRCUITS; OPERATIONAL FREQUENCY; OUTPUT FREQUENCY; OUTPUT SIGNAL; PHASE-LOCKED LOOP (PLL); POWER DISSIPATION; REFERENCE SPUR; RF CMOS; VOLTAGE CONTROLLED OSCILLATOR;

BICMOS TECHNOLOGY; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; ELECTRIC POWER UTILIZATION; FREQUENCY MULTIPLYING CIRCUITS; MILLIMETER WAVE DEVICES; MILLIMETER WAVES; PHASE NOISE; VARIABLE FREQUENCY OSCILLATORS;

PHASE LOCKED LOOPS;

EID: 68349154656     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2009.2021833     Document Type: Article

References (20)

1. C. Cao, Y. Ding, and K. K. O, "A 50-GHz phase-locked loop in 0.13-μm CMOS", IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1649-1656, Aug. 2007.
2. C. Lee and S. I. Liu, "A 58-to-60.4 GHz frequency synthesizer in 90 nm CMOS", in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007, pp. 196-197.
3. H. Hoshino, R. Tachibana, T. Mitomo, N. Ono, Y. Yoshihara, and R. Fujimoto, "A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS", in 33rd Eur. Solid-State Circuits Conf., Sep. 2007, pp. 472-475.
4. H. R. Rategh, H. Samavati, and T. H. Lee, "A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver", IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 780-787, May 2000.
5. J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18-μm CMOS technology", IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 594-601, Apr. 2004.
6. J. Lee, "A 75-GHz PLL in 90-nm CMOS Technology", in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007, pp. 432-433.
7. S. K. Reynolds, B. A. Floyd, U. R. Pfeiffer, T. Beukema, J. Grzyb, C. Haymes, B. Gaucher, and M. Soyuer, "A silicon 60-GHz receiver and transmitter chipset for broadband communications", IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2820-2831, Dec. 2006.
8. B. A. Floyd, "A 16-18.8-GHz sub-Integer-μ frequency synthesizer for 60-GHz transceivers", IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1076-1086, May 2008.
9. M.-C. Chen and C.-Y. Wu, "Design and analysis of CMOS subharmonic injection-locked frequency triplers", IEEE Trans. Microw. Theory Tech., vol. 56, no. 8, pp. 1869-1878, Aug. 2008.
10. A. Ismail and A. A. Abidi, "CMOS differential LC oscillator with suppressed up-converted flicker noise", in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2003, pp. 98-99.
11. X. Zhang, X. Zhou, and A. S. Daryoush, "A theoretical and experimental study of the noise behavior of subharmonically injection locked local oscillators", IEEE Trans. Microw. Theory Tech., vol. 40, no. 5, pp. 895-902, May 1992.
12. A. Mazzanti, P. Uggetti, and F. Svelto, "Analysis and design of injection-locked LC dividers for quadrature generation", IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1425-1433, Sep. 2004.
13. T. Tokumitsu, K. Kamogawa, I. Toyoda, and M. Aikawa, "A novel injection-locked oscillator MMIC with combined ultrawide-band active combiner divider and amplifiers", IEEE Trans. Microw. Theory Tech., vol. 42, no. 12, pp. 2572-25787, Dec. 1994.
14. S. A. Maas, "Active frequency multipliers", in Nonlinear Microwave and RF Circuits, 2nd ed. Norwood, MA: Artech House, 2003, ch. 10, sec. 2, pp. 477-490.
15. M. Mizuno, M. Yamashina, K. Furuta, H. Igura, H. Abiko, K. Okabe, A. Ono, and H. Yamada, "A GHz MOS adaptive pipeline technique using MOS current-mode logic", IEEE J. Solid-State Circuits, vol. 31, no. 6, pp. 784-791, Jun. 1996.
16. C. Cao and K. K. O, "A power efficient 26-GHz 32 : 1 static frequency divider in 130-nm bulk CMOS", IEEE Microw.Wireless Compon. Lett., vol. 15, no. 11, pp. 721-723, Nov. 2005.
17. H.-D. Wohlmuth and D. Kehrer, "A high sensitivity static 2 : 1 frequency divider up to 27 GHz in 120 nm CMOS", in 28th Eur. Solid-State Circuits Conf., Sep. 2002, pp. 823-826.
18. K. Kim, K. Lee, Y. Moon, D.-K. Jeong, Y. Choi, and H. K. Lim, "A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL", IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 691-700, May 1997.
19. J. Alvarez, H. Sanchez, and G. Gerosa, "A wide-band low-voltage PLL for PowerPC microprocessors", IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 383-391, Apr. 1995.
20. C. Lam and B. Razavi, "A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-μm CMOS technology", IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 788-794, May 2000.