A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 5, 2000, Pages 780-787

  Rategh, Hamid R ^a   Samavati, Hirad ^a   Lee Thomas, H ^a  

^a Stanford University   (United States)

Author keywords

CMOS RF circuits; Frequency synthesizers; Injection locked frequency dividers; Wireless LAN

Indexed keywords

EID: 0013019272     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.841507     Document Type: Article

References (15)

1. T. S. Aytur and B. Razavi, A 2-GHz, 6 mW BiCMOS frequency synthesizer, IEEE J. Solid-State Circuits, vol. 30, pp. 1457-1462, Dec. 1995.
2. J. Craninckx and M. Steyaert, A fully integrated CMOS DCS-1800 frequency synthesizer, inISSCC Dig., 1998, pp.372-373.
3. M. Hershenson, S. S. Mohan, S. P. Boyd, and T. H. Lee, Optimization of inductor circuits via geometric programming, inDesign Automation Conf. Dig., June 1999, pp.994-998.
4. C. G. S. M. H. Perrott and T. L. Tewksbury, A 27-m\V CMOS fractional-AT synthesizer using digital compensation for 2.5-Mb/s GFSK modulation, IEEEJ. Solid-State Circuits, vol. 32, pp. 2048-2059, Dec. 1997.
5. A. S. Porret, T. Melly, and C. C. Enz, Design of high-Q varactors for low-power wireless applications using a standard CMOS process, inCustom Integrated Circuits Conf. Dig., May 1999, pp.641-644.
6. H. R. Rategh and T. H. Lee, Superhannonic injection-locked frequency dividers, IEEE J. Solid-State Circuits, vol. 34, pp. 813-821, June 1999.
7. H. R. Rategh, H. Samavati, and T. H. Lee, A 5GHz, ImW CMOS voltage controlled differential injection-locked frequency divider, inCustom Integrated Circuits Conf. Dig., May 1999, pp.517-520.
8. B. Razavi, K. F. Lee, and R. H. Yan, Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS, IEEEJ. Solid-State Circuits, vol. 30, pp. 101-109, Feb. 1995.
9. H. Samavati, H. R. Rategh, and T. H. Lee, A 5GHz CMOS wireless-LAN receiver front-end, IEEEJ. Solid-Stale Circuits, vol. 35, pp.xxx-xxx. May 2000.
10. D. Shaeffer, A. Shahani, S. Mohan, H. Samavati, H. Rategh, M. Hershenson, M. Xu, C. Yue, D. Eddleman, and T. Lee, A 115-mW, 0.5-μm CMOS GPS receiver with wide dynamic-range active filters, IEEE J. Solid-State Circuits, vol. 33, pp. 2219-2231, Dec. 1998.
11. A. Shahani, D. Shaeffer, S. Mohan, H. Samavati, H. Rategh, M. Hershenson, M. Xu, C. Yue, D. Eddleman, and T. Lee, ow-power dividerless frequency synthesis using aperture phase detector, IEEE J. Solid-State Circuits, vol. 33, pp. 2232-2239, Dec. 1998.
12. T. Soorapanth, C. P. Vue, D. K. Shaeffer, T. H. Lee, and S. S. Wong, "Analysis and optimization of accumulation-mode varactor for RFICs, inSymp. VLSI Circuits Dig., 1998, pp.32-33.
13. M. Steyaert, M. Borremans, J. Janssens, B. D. Muer, N. Itoh, J. Craninckx, J. Crols, E. Morifuji, H. S. Momose, and W. Sansen, A single-chip CMOS transceiver for DCS-1800 wireless communications, inISSCC Dig., 1998, pp.48-49.
14. C. P. Vue, C. Ryu, J. Lau, T. H. Lee, and S. S. Wong, A physical model for planar spiral inductors on silicon, inIEDM Tech. Dig., 1996, pp.6.5.1-6.5.4.
15. C. P. Yue and S. S. Wong, On-chip spiral inductors with patterned ground shields for Si-Based RFIC's, inSymp. VLSI Circuits Dig., 1997, pp.85-86.