A 60-GHz phase-Locked loop with inductor-less prescaler in 90-nm CMOS

ESSCIRC 2007 - Proceedings of the 33rd European Solid-State Circuits Conference

Volumn , Issue , 2007, Pages 472-475

  Hoshino, Hiroaki ^a   Tachibana, Ryoichi ^a   Mitomo, Toshiya ^a   Ono, Naoko ^a   Yoshihara, Yoshiaki ^a   Fujimoto, Ryuichi ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

KETONES; MICROFLUIDICS; SPURIOUS SIGNAL NOISE;

CARRIER (CO); CHIP AREAS; CMOS PROCESSING; EUROPEAN; PHASE LOCKED LOOP (PLL); PRESCALER; SOLID-STATE CIRCUITS CONFERENCE;

PHASE LOCKED LOOPS;

EID: 41549122319     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2007.4430344     Document Type: Conference Paper

References (13)

1. J. Jeong and Y. Kwon, "A Fully Integrated V-Band PLL MMIC Using 0.15μm GaAs pHEMT Technology," IEEE Journal of Solid-State Circuits, vol. 41, pp. 1042-1050, May 2006.
2. B. Floyd, S. Reynolds, U. Pfeiffer, T. Beukema, J. Frzyb, and C. Haymes, "A Silicon 60GHz Receiver and Transmitter Chipset for Broadband Communications," ISSCC Dig. Tech. Papers, pp. 184-185, 2006.
3. B. Razavi, "A 60GHz Direct-Conversion CMOS Receiver," ISSCC Dig. Tech. Papers, pp. 400-401, 2005.
4. S. Emami, C. H. Doan, A. M. Niknejad, and R. W. Brodersen, "A Highly Integrated 60GHz CMOS Front-End Receiver," ISSCC Dig. Tech. Papers, pp. 190-191, 2007.
5. C. Lee and S.-I. Liu, "A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS," ISSCC Dig. Tech. Papers, pp. 196-197, 2007.
6. J. Lee, "A 75-GHz PLL in 90-nm CMOS Technology," ISSCC Dig. Tech. Papers, pp. 432-433, 2007.
7. C. Cao, Y. Ding, and K. K. O, "A 50-GHz Phase-Locked Loop in 130-nm CMOS," Proc. IEEE Custom Integrated Circuits Conference, pp. 21-24, 2006.
8. K. Yamamoto and M. Fujishima, "55GHz CMOS frequency divider with 3.2GHz locking range," Proc. European Solid-State Circuit Conference, pp. 135-138, 2004.
9. L.-H. Lu and J.-C. Chien, "A Wide-Band CMOS Injection-Locked Ring Oscillator," IEEE Microwave and Wireless Components Letters, vol. 15, pp. 676-678, October 2005.
10. K. Yamamoto and M. Fujishima, "70GHz CMOS Harmonic Injection-Locked Divider," ISSCC Dig. Tech. Papers, pp. 600-601, 2006.
11. T. Mitomo, R. Fujimoto, N. Ono, R. Tachibana, H. Hoshino, Y. Yoshihara, Y. Tsutsumi, and I. Seto, "A 60-GHz CMOS Receiver with Frequency Synthesizer," accepted to IEEE VLSI Circuit symposium 2007.
12. R. J. Betancourt-Zamora, S. Verma, and T. H. Lee, "1-GHz and 2.8-GHz CMOS Injection-locked Ring Oscillator Prescalers," Symp. IEEE VLSI Circuit Dig. Technical Papers.
13. R.-C. Liu, H.-Y. Chang, C.-H. Wang, and H. Wang, "A 63GHz VCO Using a Standard 0.25μm CMOS Process," ISSCC Dig. Tech. Papers, pp. 446-447, 2004.