메뉴 건너뛰기




Volumn 54, Issue 5 PART 1, 2009, Pages 1854-1861

Comparative study on program/erase efficiency and retention properties of 3-D SONOS flash memory cell array transistors: Structural approach from double-gate FET and FinFET to gate-all-around FET

Author keywords

Cell array transistor; Corner effect; Double gate; Erase efficiency; Field concentration effect; FinFET; Gate all around; Program efficiency; Retention properties; SONOS; TCAD

Indexed keywords


EID: 68049127692     PISSN: 03744884     EISSN: None     Source Type: Journal    
DOI: 10.3938/jkps.54.1854     Document Type: Article
Times cited : (2)

References (16)
  • 11
    • 68049126537 scopus 로고    scopus 로고
    • T.-H. Hsu, H.-T. Lue, W.-C. Peng, C.-H. Tsai, Y.-C. King, S.-Y. Wang, M.-T. Wu, S.-P. Hong, J.-Y. Hsieh, L.-W. Yang, N.-T. Lian, T. Yang, K.-C. Chen, K.-Y. Hsieh, R. L. and C.-Y. Lu, in NVSMW/ICMTD Tech. Dig. (Opio, 2008).
    • T.-H. Hsu, H.-T. Lue, W.-C. Peng, C.-H. Tsai, Y.-C. King, S.-Y. Wang, M.-T. Wu, S.-P. Hong, J.-Y. Hsieh, L.-W. Yang, N.-T. Lian, T. Yang, K.-C. Chen, K.-Y. Hsieh, R. L. and C.-Y. Lu, in NVSMW/ICMTD Tech. Dig. (Opio, 2008).


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.