-
1
-
-
0030372099
-
SEU-hardened storage cell validation using a pulsed laser
-
Dec
-
R. Velazco, T. Calin, M. Nicolaidis, S. C. Moss, S. D. LaLumondiere, V. T. Tran, and R. Koga, "SEU-hardened storage cell validation using a pulsed laser," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2843-2848, Dec. 1996.
-
(1996)
IEEE Trans. Nucl. Sci
, vol.43
, Issue.6
, pp. 2843-2848
-
-
Velazco, R.1
Calin, T.2
Nicolaidis, M.3
Moss, S.C.4
LaLumondiere, S.D.5
Tran, V.T.6
Koga, R.7
-
2
-
-
33144489763
-
Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design
-
Dec
-
B. D. Olson, D. R. Ball, K. M. Warren, L. W. Massengill, N. F. Haddad, S. E. Doyle, and D. McMorrow, "Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design," IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2132-2136, Dec. 2005.
-
(2005)
IEEE Trans. Nucl. Sci
, vol.52
, Issue.6
, pp. 2132-2136
-
-
Olson, B.D.1
Ball, D.R.2
Warren, K.M.3
Massengill, L.W.4
Haddad, N.F.5
Doyle, S.E.6
McMorrow, D.7
-
3
-
-
33144457627
-
HBD layout isolation techniques for multiple node charge collection mitigation
-
Dec
-
J. D. Black, A. L. Sternberg, M. L. Alles, A. F. Witulski, B. L. Bhuva, L. W. Massengill, J. M. Benedetto, M. P. Baze, J. L. Wert, and M. G. Hubert, "HBD layout isolation techniques for multiple node charge collection mitigation," IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2536-2541, Dec. 2005.
-
(2005)
IEEE Trans. Nucl. Sci
, vol.52
, Issue.6
, pp. 2536-2541
-
-
Black, J.D.1
Sternberg, A.L.2
Alles, M.L.3
Witulski, A.F.4
Bhuva, B.L.5
Massengill, L.W.6
Benedetto, J.M.7
Baze, M.P.8
Wert, J.L.9
Hubert, M.G.10
-
4
-
-
34548755628
-
Single event upsets in a 130 nm hardened latch design due to charge sharing
-
Phoenix, AZ
-
O. A. Amusan, A. L. Sternberg, A. F. Witulski, B. L. Bhuva, J. D. Black, M. P. Baze, and L. W. Massengill, "Single event upsets in a 130 nm hardened latch design due to charge sharing," in Proc. 45th Int. Rel. Phys. Symp., Phoenix, AZ, 2007, pp. 306-311.
-
(2007)
Proc. 45th Int. Rel. Phys. Symp
, pp. 306-311
-
-
Amusan, O.A.1
Sternberg, A.L.2
Witulski, A.F.3
Bhuva, B.L.4
Black, J.D.5
Baze, M.P.6
Massengill, L.W.7
-
5
-
-
0003525992
-
-
2nd ed. Cambridge, MA: MIT Press, 560p
-
W. Peterson, Error-Correcting Codes, 2nd ed. Cambridge, MA: MIT Press, 1980. 560p.
-
(1980)
Error-Correcting Codes
-
-
Peterson, W.1
-
6
-
-
0005966860
-
Temporally redundant latch for preventing single event disruptions in sequential integrated circuits,
-
U.S. Patent 6 127 864, Oct. 3
-
D. G. Mavis and P. H. Eaton, "Temporally redundant latch for preventing single event disruptions in sequential integrated circuits," U.S. Patent 6 127 864, Oct. 3, 2000.
-
(2000)
-
-
Mavis, D.G.1
Eaton, P.H.2
-
7
-
-
0030375853
-
Upset hardened memory design for submicron CMOS technology
-
Dec
-
T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron CMOS technology," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, Dec. 1996.
-
(1996)
IEEE Trans. Nucl. Sci
, vol.43
, Issue.6
, pp. 2874-2878
-
-
Calin, T.1
Nicolaidis, M.2
Velazco, R.3
-
8
-
-
37249055544
-
Directional effects on single event charge sharing in a 90 nm CMOS latch
-
Dec
-
O. A. Amusan, L. W. Massengill, M. P. Baze, B. L. Bhuva, A. F. Witulski, S. DasGupta, A. L. Sternberg, P. R. Fleming, C. C. Heath, and M. L. Alles, "Directional effects on single event charge sharing in a 90 nm CMOS latch," IEEE Trans. Nucl. Sci., vol. 54, no. 6, pp. 2584-2589, Dec. 2007.
-
(2007)
IEEE Trans. Nucl. Sci
, vol.54
, Issue.6
, pp. 2584-2589
-
-
Amusan, O.A.1
Massengill, L.W.2
Baze, M.P.3
Bhuva, B.L.4
Witulski, A.F.5
DasGupta, S.6
Sternberg, A.L.7
Fleming, P.R.8
Heath, C.C.9
Alles, M.L.10
-
9
-
-
33846288275
-
Charge collection and charge sharing in a 130 nm CMOS technology
-
Dec
-
O. A. Amusan, A. F. Witulski, L. W. Massengill, B. L. Bhuva, P. R. Fleming, M. L. Alles, A. L. Sternberg, J. D. Black, and R. D. Schrimpf, "Charge collection and charge sharing in a 130 nm CMOS technology," IEEE Trans. Nucl. Sci., vol. 53, no. 6, pp. 3253-3258, Dec. 2006.
-
(2006)
IEEE Trans. Nucl. Sci
, vol.53
, Issue.6
, pp. 3253-3258
-
-
Amusan, O.A.1
Witulski, A.F.2
Massengill, L.W.3
Bhuva, B.L.4
Fleming, P.R.5
Alles, M.L.6
Sternberg, A.L.7
Black, J.D.8
Schrimpf, R.D.9
-
10
-
-
34548061160
-
Analysis of parasitic bipolar transistor mitigation using well contacts in 130 nm and 90 nm CMOS technology
-
Aug
-
B. D. Olson, O. A. Amusan, S. Dasgupta, L. W. Massengill, A. F. Witulski, B. L. Bhuva, M. L. Alles, K. M. Warren, and D. R. Ball, "Analysis of parasitic bipolar transistor mitigation using well contacts in 130 nm and 90 nm CMOS technology," IEEE Trans. Nucl. Sci., vol. 54, no. 4, pp. 894- 897, Aug. 2007.
-
(2007)
IEEE Trans. Nucl. Sci
, vol.54
, Issue.4
, pp. 894-897
-
-
Olson, B.D.1
Amusan, O.A.2
Dasgupta, S.3
Massengill, L.W.4
Witulski, A.F.5
Bhuva, B.L.6
Alles, M.L.7
Warren, K.M.8
Ball, D.R.9
-
11
-
-
29344472607
-
Radiation-induced soft errors in advanced semiconductor technologies
-
Sep
-
R. C. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," IEEE Trans. Device Mater. Rel., vol. 5, no. 3, pp. 305-316, Sep. 2005.
-
(2005)
IEEE Trans. Device Mater. Rel
, vol.5
, Issue.3
, pp. 305-316
-
-
Baumann, R.C.1
-
12
-
-
4444365711
-
Measurements and analysis of SER-tolerant latch in a 90-nm Dual-Vt CMOS process
-
Sep
-
P. Hazucha, T. Karnik, S. Walstra, B. A. Bloechel, J. W. Tschanz, J. Maiz, K. Soumyanath, G. E. Dermer, S. Narendra, V. De, and S. Borkar, "Measurements and analysis of SER-tolerant latch in a 90-nm Dual-Vt CMOS process," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1536- 1543, Sep. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.39
, Issue.9
, pp. 1536-1543
-
-
Hazucha, P.1
Karnik, T.2
Walstra, S.3
Bloechel, B.A.4
Tschanz, J.W.5
Maiz, J.6
Soumyanath, K.7
Dermer, G.E.8
Narendra, S.9
De, V.10
Borkar, S.11
-
13
-
-
37249009659
-
Angular effects of charge sharing in a 90 nm CMOS technology
-
presented at the, Long Beach, CA, Apr
-
O. A. Amusan, L. W. Massengill, B. L. Bhuva, A. F. Witulski, and M. P. Baze, "Angular effects of charge sharing in a 90 nm CMOS technology," presented at the Single Event Effects (SEE) Symp., Long Beach, CA, Apr. 2007.
-
(2007)
Single Event Effects (SEE) Symp
-
-
Amusan, O.A.1
Massengill, L.W.2
Bhuva, B.L.3
Witulski, A.F.4
Baze, M.P.5
-
14
-
-
58849160061
-
Angular dependence of single event sensitivity in hardened flip/flop
-
presented at the, Tucson, AZ
-
M. P. Baze, B. Hughlock, J. Wert, J. Tostenrude, L. W. Massengill, O. A. Amusan, R. Lacoe, K. Lilja, and M. Johnson, "Angular dependence of single event sensitivity in hardened flip/flop," presented at the Nuclear and Space Radiation Effects Conf., Tucson, AZ, 2008.
-
(2008)
Nuclear and Space Radiation Effects Conf
-
-
Baze, M.P.1
Hughlock, B.2
Wert, J.3
Tostenrude, J.4
Massengill, L.W.5
Amusan, O.A.6
Lacoe, R.7
Lilja, K.8
Johnson, M.9
|